Text preview for : Apple Iphone 2G (M68 Radio DVT).pdf part of apple Apple Iphone 2G (M68 Radio DVT) apple Apple Iphone 2G (M68 Radio DVT).pdf
Back to : Apple Iphone 2G (M68 Radi | Home
8 7 6 5 4 3 2 1
CK ENG
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%. APPD APPD
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS. REV ZONE ECN DESCRIPTION OF CHANGE
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ. DATE DATE
27 472272 ENGINEERING RELEASED 11/07/06 ?
D
IPOD M68 RADIO D
DVT - 11/06/06
PAGE CONTENTS
02 BASEBAND
03 BASEBAND + MEMORY
C C
04 BASEBAND PMU
05 GSM RF
06 SYSTEM CONNECTORS
07 BLUETOOTH
08 WLAN RADIO
09 FUNCTIONAL TEST POINTS
B B
BOARD - 820-2021 DIMENSIONS ARE IN MILLIMETERS
METRIC Apple Computer Inc.
XX
A SCHEMATIC - 051-7111 X.XX
DRAFTER DESIGN CK NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
A
BOM - 630-7588
X.XXX PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
ENG APPD MFG APPD
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
ANGLES II NOT TO REPRODUCE OR COPY IT
TABLE_5_HEAD
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART
PART# QTY DESCRIPTION REFERENCE DESIGNATOR(S) CRITICAL BOM OPTION QA APPD DESIGNER TITLE
TABLE_5_ITEM
DO NOT SCALE DRAWING
051-7111
820-2021
1
1
M68_RADIO_SCHEMATIC
M68_RADIO_PCB
SCH
PCB
Y
Y
TABLE_5_ITEM
TABLE_5_ITEM
RELEASE SCALE
NONE
M68
825-2029 1 EEE EEE:VKT Y
SIZE DRAWING NUMBER REV.
MATERIAL/FINISH
NOTED AS D 051-7111 27
THIRD ANGLE PROJECTION APPLICABLE SHT 1 OF 11
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
A - ANALOG
GSM BB R41
6.8K 2
PU - PULL UP
PD - PULL DOWN
T - TRI-STATE (1 OF 2)
U12
BGA
DIF_D0 A6 T/PD, C LCD_SPI_DI 6
PMB8876
1
L - LATCHED DIF_D1 C7 T/PD, C
5%
1/20W U17 M_0 A DIF_D2 B6 T/PD, C LCD_SPI_CLK 6
MF
201 5 RF_TEMP W17 M_1 A DIF_D3 D8 T/PD, C HOST_WAKE_BB TRISTATE/PULL-DOWN AT RESET
HW ID RESISTOR (R41)
VDDA_M
T/PD, C
3.3K = M62 DEV W16 M_2 A DIF_D4 E7
T/PD, C
C70
6.8K = M68 RADIO PROTO1 & 2 XW17 BB_ADC_M_7 W15 M_7 A DIF_D5 A5 0.01UF
10K = TBD SM ADC T/PD, C 1 2
BB_ADC_M_8 V16 M_8 A DIF_D6 D7 6 4 3 2 V_SD
15K = TBD 9 6 5 4 BATT_VCC BATTVMON T/PD, C
22K = TBD 4 CURRENT_SENSE V17 M_9 A DIF_D7 C6 10%
33K = TBD NOSTUFF 1 W18 M_10 A DISPIF DIF_CS1 A4 T/PU, C LCD_SPI_CS* 10V
R42 DIF_CS2 E6 T/PU, C
6
X5R
201
390K
VDD_DIGD
GSM_TXBURST_IND_N
D
6 1%
1/20W
MF 5 PALEVEL
L12
J12
PAOUT1
PAOUT2
DIF_RESET1
DIF_RESET2
D6
C4
T/PU,
T/PU,
C
C
D
2 201
VDDA_BB
BASEBAND
3 T/PU, C 6
DIF_CD B5
2
74LVC1G32
D T/PD, C SOT891
5 QX N15 BB_QX DIF_WR A3
AP_PMU_EXTON
Q6 1 5 Q P15 BB_Q DIF_VD B3 T/PD, C LCD_FLM 6
U26 4 6
1 G
SSM3K16CT
R50 5 I R13 BB_I DIF_HD B4 T/PD, C 8 HOST_WAKE_WLAN 1
NC
S 100K T/PD, C 5 3
CST3 1% 5 IX R14 BB_IX DIF_RD C5
1/20W
MF NC
2 201 TXON_PA T/PD/L, B
T_OUT[0-4, 7,9-11]
2
5 B17 T_OUT0 CIF_D0 E11
VDDP_DIGC1
GSM_TXBURST_IND T/PD/L, B B16 T_OUT1 CIF_D1 B11
5 VC1 T/PD/L, B B15 T_OUT2 CIF_D2 C10
T/PD, A D13 T_OUT3 CIF_D3 A11 LED_PULSE 4 RESET_DET* 6
T/PU, A B14 T_OUT4 CIF_D4 D11
T/PD, B C18 T_OUT5 CIF_D5 B10
R65
T_OUT[5,6,8,12]
5 PA_MODE T/PD, B D15 T_OUT6 CIF_D6 A10
47K CAMIF D
3 P1_CRE 1 2 T/PD, B D14 T_OUT7 CIF_D7 B9
T/PD, B Q10
VDD_DIGB
5% A18 T_OUT8 CIF_PCLK C9
VDDP_DIGC2
1/20W G
T/PD/L, B SSM3K16CT
RF CONTROL
R641 MF
201
4 BB_I2C_SDA
T/PU/L, A
C14 T_OUT9 CIF_HSYNC A8
R209 S CST3
100K A16 T_OUT10 CIF_VSYNC D10 1M
1%
1/20W
MF
R40 4 BB_I2C_SCL T/PU/L, A C13 T_OUT11 CLKOUT E9
1 2
R45
201 2 VINT 2
100K 1 P1_CRE_2V7 T/PU/L, B D17 T_OUT12 CIF_RESET C8 5%
1/20W 1
10K 2 BB_TEST 6
6 4 3 9
CIF_PD B8 MF V_SD 2 3 4 6
1% 201 5%
1/20W AFC 1/20W
MF 5 C15 AFC VDDP_DIGC2 MF
1
201
5 EN_RF C17 RF_STR0 VDDP_DIGC2 KP_IN0 D2 T/PU, B BB_TEST_CTRL 201
R109
9 6 SIM_DETECT A17 RF_STR1 VDDP_DIGC1 KP_IN1 D1 T/PU, B RESET_DET 100K FL2
5%
5 CLK_RF B18 RF_CLK VDDP_DIGC2 KP_IN2 D5 T/PU, B FLASH_WP 3
1/20W NUF2441FC
MF BGA
5 DA_RF C16 RF_DATA VDDP_DIGC2 KP_IN3 F5 T/PU, B 2 201 NOSTUFF
C H1 CLKOUT0 VDDP_EBU
KEYPAD KP_IN4
KP_IN5
E3
E2
T/PU,
T/PU,
B
B
WLAN_1V8_EN
8
C
BB_EPN1 A3 A1 ADIFFLP RCVR_N
VDD_DIGD
KP_IN6 E1 T/PU, B 6
VDDP_PLL T/PU, B BB_EPP1 B3 B1 ADIFFLP RCVR_P
5 26M_BB U12 F26M VCXO KP_OUT0 D3 6
VDDP_DIGA T/PU, B
VSIM 4 XO_EN K19 VCXO_EN KP_OUT1 F4
4 3
R293 KP_OUT2 C2 T/PU, B
0
VDDP_SIM
1 2 VSIM_GLITCH SIMCRD_IO L18 C1 T/PU, B GND
CHIPCARD
9 6 CC_IO KP_OUT3
B2
A2
5%
1/20W
MF SIMCRD_CLK J16 CC_CLK
VDD_DIGA
RSTOUT* F18
C239 C240
201 Q1 9 6