Text preview for : Dell_Latitude_C640_QUANTA_TM8-AVO-REV_2B.pdf part of Dell Dell Latitude C640 QUANTA TM8-AVO-REV 2B Dell Dell_Latitude_C640_QUANTA_TM8-AVO-REV_2B.pdf



Back to : Dell_Latitude_C640_QUANTA | Home

1 2 3 4 5 6 7 8



INDEX Power & Ground

Pg# Description DNI LIST Label Pg# Description Control Signal
DC_IN+ AC ADAPTER (20V)
DC_IN+ 29,31
1 Schematic Block Diagram
PBATT+ MAIN BATTERY + (10~17V)
PBATT+ 29,30
2 DNI, Power & Ground Index
A A
PWR_SRC MAIN POWER (10~20V)
PWR_SRC 10,25,27,28,29,30,34,35
3 Clock Generator
RTC_PWR3_3V RTC & PCL POWER (3_3V)
RTC_PWR3_3V 13,20,35
4-5 NORTHWOOD CPU
+12V +12V DRUNPWROK
+12V 10,16,25,29,34,35
6-8 GMCH3-M
VHCORE CPU CORE POWER RUNPWROK
VHCORE 4,5,6,12,27,35
9 Docking Buffers
V1_2RUN AGTL+ POWER (1.2V) RUNPWROK
V1_2RUN 5,27
10 Docking Station Conn.
SLP_S3# CTRLD POWER RUN_ON
11 DDR-SODIMM +3VRUN
+3VRUN 3,4,5,9,12,14,15,17,18,20,22,23,25,26,27,29,32,34,36


12-14 ICH3-M +3VSUS SLP_S5# CTRLD POWER SUS_ON
+3VSUS 7,11,13,14,15,16,17,19,20,22,25,26,27,28,34,35,36,37



15 Cardbus Controller PCI 1420 +5VALW 8051 POWER (5V)
+5VALW 10,21,26,27,28,29,34,35


16 Cardbus Connector +5VRUN
+5VRUN 9,13,14,17,21,23,24,25,26,27,29,32 SLP_S3# CTRLD POWER RUN_ON
B B
17 MiniPCI
+5VSUS SLP_S5# CTRLD POWER SUS_ON
+5VSUS 10,14,16,18,19,24,25,26,28,34,35,37
18 AC97 Codec
+5VHDD HDD POWER (5V) HDDC_EN#
+5VHDD 12,25

19 AUDIO & COM1 CONN.
+5VMOD MODULE POWER (5V) MODC_EN#
+5VMOD 12,25

20-21 SMSC SIO LPC47N252
STRB#/5V EXTERNAL FDD POWER (5V) FDD/LPT#
STRB#/5V 10,24,25

22 FWH
VCCFAN1 FAN POWER (5V) FAN1_PWM
VCCFAN1 25

23 T/Pad, PS2 & LAN
VCCFAN2 FAN POWER (5V) FAN2_PWM
VCCFAN2 25

24 SERIAL & PARALLEL
VDDA AUDIO ANALOG POWER (5V) RUN_ON
VDDA 18,19

25 HDD & MOD POWER SWITCH 1_8VSUS 1_8VSUS 14,25,26,28 RESUME WELL IN ICH
26 RESET CIRCUIT 1_8VRUN 1_8VRUN 6,13,14,25,27 SLP_S3# CTRLD POWER

C 27 CPU POWER +3VALW 8051 POWER (3V) C
+3VALW 20,21,22,29,35


28 1.2V,1.5V,1.8V,2.5V power V1_5RUN AGP I/O POWER
V1_5RUN 6,7,14,22,25,34


29 DCIN & BATTERY CONN. +2_5VSUS DDR MEMORY POWER
+2_5VSUS 6,8,11,28


30 BATTERY SELECTOR SMDDR_VTERM
SMDDR_VTERM 8,28 DDR BUS TERMINATION POWER
31 BATTERY CHARGER


32 S-VIDEO & CRT
GND ALL PAGES DIGITAL GROUND
33 PAD & SCREW HOLE
AGND 18,19,33
34 MB TO MMB CONN. AUDIO GND

35 DC/DC LANGND 37
COMBO CONN GND
36 LAN(3C920V3)
D D

37 3COM LAN
QUANTA
COMPUTER
Title
Index, DNI, Power & Ground

Size Document Number Rev
B TM8 2G

Date: Friday, July 12, 2002 Sheet 2 of 43
1 2 3 4 5 6 7 8




PDF "FinePrint pdfFactory" www.fineprint.com.cn
1 2 3 4 5 6 7 8




S2 S1 S0 CPU 3V66[0..4] 3V66_5/66IN
1 0 0 66 66IN 66 Input
1 0 1 100 66IN 66 Input R109
1 1 0 200 66IN 66 Input VDDA_CKG 1 2 +3VRUN
A A
1 1 1 133 66IN 66 Input 10
C151 C153
0 0 0 66 66 66 Input
C96 .01U 10U_6.3V
0 0 1 100 66 66 Input 10P_NC X7R
2 1 XIN
0 1 0 200 66 66 Input




1
0 1 1 133 66 66 Input Y7 U11 R659




26


27
10/F
14M_SIO 21
C98 14.318MHZ 2 56 14M_REF




VDDA


VSSA
XTAL_IN REF 14M_ICH 13
10P_NC RP10 R660 10/F




2




1




1
2 1 XOUT 3 45 R_HCLK_CPU 4 3 4P2R-S-33
XTAL_OUT CPU2 HCLK_CPU 4
44 R_HCLK_CPU# 2 1 HCLK_CPU# C99 C109
CPU#2 RP7 HCLK_CPU# 4 10P_NC 10P_NC




2




2
PWR_DWN# 25 49 R_HCLK_MCH 4 3 4P2R-S-33
PWR_DWN# CPU1 HCLK_MCH 6
R84 1K R87 1K_NC 34 48 R_HCLK_MCH# 2 1 HCLK_MCH#
13 STP_PCI# PCI_STP# CPU#1 HCLK_MCH# 6
1 2 R_SELPSB1 1 2 53 RP5
+3VRUN 13,27 STP_CPU# CPU_STP#
R_SELPSB0 1 2 52 R_HCLK_ITP 4 3 4P2R-S-33
CPU0 HCLK_ITP 4
28 51 R_HCLK_ITP# 2 1 HCLK_ITP#
26 CK_VTT_PG# PWRGD# CPU#0 HCLK_ITP# 4
R88 1K
CGCLK_SMB 30 CK-408 33
SCLK 3V66_0 PAD T106
CGDAT_SMB 29 35
SDATA 3V66_1/VCH PAD T107
R400 1K
R85 0_NC 1 2 SELPSB2 40 24 R627 33/F
SEL2 66IN/3V66_5 PAD T108
1 2 R_SELPSB1 55 23 R_CLK66_ICH 1 2
5 SELPSB0 SEL1 66B2/3V66_4 CLK66_ICH 13
1 2 R_SELPSB0 54 22 R_CLK66_MCH 1 2
5 SELPSB1 SEL0 66B1/3V66_3 CLK66_MCH 6
L8 21 R_CLK66_AGP 1 2 R629 33/F
66B0/3V66_2 CLK66_AGP 34
B +3VRUN CLKVDD R92 0_NC 1 R630 33/F B
VDD_REF R_PCLK_ICH
8 7 1 2 PCLK_ICH 12
ACB2012L-120 14 VDD_PCI_1 PCI_F2 6 R99 33/F
C154
C163 TDK C145 C124 C117 C122 C108 C130 C133 19
VDD_PCI_2 PCI_F1
5
VDD_3V66_1 PCI_F0 PAD T110
.1U 300mA ( MAX. 10U_6.3V .01U .01U .01U .01U .01U .01U .01U 32
) X7R VDD_3V66_2 18 R_PCLK_SIO 1 2
PCI6 PCLK_SIO 21
46 17 R_PCLK_PCM 1 2R631 33/F
VDD_CPU_1 PCI5 PCLK_PCM 15
50 16 R_PCLK_FWH R632 33/F 1 2
VDD_CPU_2 PCI4 PCLK_FWH 22
13 R_PCLK_DOCK 1 2R633 33/F
PCI3 PCLK_DOCK 9
R105 475/F 12 R_PCLK_MINI 1 2 R634 33/F
PCI2 PCLK_MINI 17
1 2 IREF 42 11 R_PCLK_LAN 1 2R635 33/F
IREF PCI1 PCLK_LAN 36
Iref=5mA, 10 R636 33/F
Ioh=4*Iref 1 2 CK_MULT0 43 PCI0 PAD T111
MULT0 R_CLK48_USB
39 1 R628 2
48M_USB CLK48_USB 13
R107 R380 10K_NC 38
1 2 CLK_48MVDD 37 48M_DOT PAD T112 33/F
+3VRUN




GND_3V66_1
GND_3V66_2
VDD_48MHZ




GND_PCI_1
GND_PCI_2



GND_IREF
GND_CPU
GND_REF
10 C155 C136

1 2 CK_MULT0 10U_6.3V .01U
+3VRUN
X7R 36
R389 10K_NC GND_48MHZ




15
20
31

41
47
W320-04X




4
9
250mA ( MAX.
+3VRUN )



C +3VRUN Reserve for EMI C
4
2




C110
RP17 HCLK_ITP 1 2 HCLK_ITP#

4P2R-S-10K
C1017 10P_NC
2




Q28 .1U_NC C645
3
1




3 1 CGDAT_SMB HCLK_MCH 1 2 HCLK_MCH#
11,13 PDAT_SMB
RHU002N06 5
2 10P_NC
13,20,28 SLP_S3#
4 PWR_DWN#
+3VRUN 1 C668
13 SLP_S1#
HCLK_CPU 1 2 HCLK_CPU#
U79
7SH08_NC 10P_NC
2




Q29 1 2
3 1 CGCLK_SMB
11,13 PCLK_SMB
R674 0
RHU002N06


These are for backdrive issue

D D




QUANTA
COMPUTER
Title
Clock Generator

Size Document Number Rev
B TM8 2G

Date: Friday, July 12, 2002 Sheet 3 of 43
1 2 3 4 5 6 7 8




PDF "FinePrint pdfFactory" www.fineprint.com.cn
A B C D E




HD#[0..63]
HD#[0..63] 6
HA#[3..31] U9A C1014 R664
6 HA#[3..31] HA#3 K2 6657VCC
A3# +3VRUN
HA#4 K4 B21 HD#0
HA#5 A4# D0# HD#1 .1U 100
L6 B22
HA#6 A5# D1# HD#2 U77
K1 A23
HA#7 L3 A6#
A7#
NorthWood D2#
D3#
A25 HD#3 1
VCC SMBC
8 CLK_SMB
CLK_SMB 21,22
HA#8 M6 C21 HD#4
HA#9 A8# D4# HD#5 C104 THERMDA DAT_SMB
L2 D22 2 7
4 HA#10 M3
A9#
A10#
1 OF 3 D5#
D6#
B24 HD#6 DXP SMBD DAT_SMB 21,22
4
HA#11 M4 C23 HD#7 2200P THERMDC 3 6
HA#12 A11# D7# HD#8 DXN ALERT# ATF_INT# 20
N1 C24
HA#13 A12# D8# HD#9
M1 B25 4 5
A13# D9# OVERT# GND
HA#14 N2
A14# D10#
G22 HD#10 Route both signals on the same layer
HA#15 N4 H21 HD#11 MAX6657
HA#16 A15# D11# HD#12 SOIC8
N5 C26
HA#17 T1 A16# D12# D23 HD#13
A17# D13# Address :
HA#18 R2 J21 HD#14
HA#19 P3
A18# D14#
D25 HD#15 4C
HA#20 A19# D15# HD#16
P4 H22
HA#21 R3 A20# D16# E24 HD#17
HA#22 A21# D17# HD#18
CPU FAN Thermal.
T2 G23
HA#23 A22# D18# HD#19
U1 F23
HA#24 P6 A23# D19# F24 HD#20
HA#25 A24# D20# HD#21
U3 E25
HA#26 A25# REQUEST DATA D21# HD#22
T4 F26
HCLK_ITP HA#27 V2 A26# D22# D26 HD#23
A27# PHASE PHASE D23#
HA#28 R6 SIGNALS SIGNALS L21 HD#24
HCLK_ITP# HA#29 A28# D24# HD#25
W1 G26
HA#30 A29# D25# HD#26 +3VRUN
T5 H24
HA#31 U4 A30# D26# M21 HD#27
R89 R90 A31# D27# HD#28
V3 L22
T57 PAD A32# D28#
49.9/F W2 J24 HD#29
49.9/F T61 PAD A33#