Text preview for : GIGABYTE 8I955X ROYAL - REV 1.0.pdf part of Gigabyte GIGABYTE 8I955X ROYAL - REV 1.0 Gigabyte GIGABYTE GIGABYTE 8I955X ROYAL - REV 1.0.pdf
Back to : GIGABYTE 8I955X ROYAL - R | Home
5 4 3 2 1
Model Name: 8I955X Royal Revision 1.0
SHEET TITLE SHEET TITLE
l
01 COVER SHEET 28 FRONT PANEL
tia
D
02 BLOCK DIAGRAM 29 FRONT USB CONNECTOR D
03 BOM & PCB MODIFY HISTORY 30 PROCHOT & FAN CONTROL
04 P4_LGA775_A 31 AZALIA CODEC ALC882
05 P4_LGA775_B 32 FRONT AUDIO JACK
en
06 P4_LGA775_C 33 FRONT AUDIO CONNECTOR
07 P4_LGA775_D 34 DISCRETE POWER
08 GMCH-GLENWOOD_HOST 35 ITE 8712
id
09 GMCH-GLENWOOD_DDRII 36 COM LPT
C C
10 GMCH-GLENWOOD_PCI E, DMI 37 ITE 8212-A
nf
11 GMCH-GLENWOOD_INT VGA 38 ITE 8212-B
12 GMCH-GLENWOOD_GND 39 BROADCOM 5751-1 Gbit LAN
13 GMCH-GLENWOOD_PWR 40 BROADCOM 5751-2 Gbit LAN
co
14 DDRII CHANNEL A 1,2 41 TSB82AA2
15 DDRII CHANNEL B 1,2 42 TSB81BA3
16 DDRII TERMINATION 43 SLI3132-1
17 PCI EXPRESS*16 SLOT 44 SLI3132-2
B
18 ICH7 PCI, USB, DMI, LAN
e 45 DPS POWER-1
B
yt
19 ICH7 IDE, GPIO, SATA, CTRL 46 DPS POWER-2
20 ICH7 VCC, GND 47 DPS POWER-3
21 DUAL BIOS 48 ATX,OTHER POWER
ab
22 CLOCK GEN ICS954567 49 SPI-Dual BIOS
23 PCI EXPRESS 1 SLOT 1,2 50
24 PCI SLOT 1,2,3 51
ig
A
25 WHWMO/FAN 52 A
26 IDE/FLOPPY
G
Intel Confidential
Title
27 KB_PS2 Cover Sheet
Size Document Number Rev
Custom 8I955X Royal 1.0
Date: Wednesday, May 11, 2005 Sheet 1 of 49
5 4 3 2 1
5 4 3 2 1
BLOCK DIAGRAM
INTEL Pentium4
LGA775
l
tia
D
CLOCK GENERATOR D
VCORE = 1.4V
VCC3
CKVDD = 3.3V
PCI EXPRESS X16
en
VDDQ = 1.5V (AGP POWER 4X)
CHANNEL A
VCC3 = 3.3V
+12V = 12V DDRII DIMM X 2
3VDUAL = 3.3V
VCC = 5V GMCH 1.8VSTR = 1.8V(MEMORY,SUSPEND POWER)
VTT_DDR = 0.9V
MAA0~14 PAGE 14,15
Glenwood MAA_CPC1~5
MAB_CPC1~5
MDD0~63 CHANNEL B
-DQSD0~7 DDRII DIMM X 2
id
BROADCOM 5751 X2 DM0~7
1.8VSTR = 1.8V(MEMORY,SUSPEND POWER)
VCORE = 1.75V / SLEEP : 1.3V VTT_DDR = 0.9V
2_5VSTR = 2.5V(MEMORY) PAGE 16,17
VDDQ = 1.5V (AGP POWER 4X, HUBLINK)
C C
nf
PCI EXPRESS X1
SLOT1
VDDQ = 1.5V (AGP POWER 4X) IDE Primary
VCC3 = 3.3V
+12V = 12V
3VDUAL = 3.3V
ICH7R
VCC = 5V
co
VCC = 5V PAGE 28
USB PORTS 0~7 SERIAL ATA
VCC25 = 2.5V(I/O,MEMORY/I,VLINK/I)
VCC = 5V 3VDUAL = 3.3V(SUSPEND POWER)
5VSB = 5V VCC3 = 3.3V
5VUSB = 5V RTCVDD = 3.3V VCC = 5V PAGE 21
B SIL3132 PORTS 0~1
PCI BUS
e
PCI SLOT 1,2,3
FWH/HWMO B
yt
VCC = 5V
+12 = 12V VCC3 = 3V PAGE 27
-12 = -12V
VCC = 5V
VCC3 = 3V
3VDUAL = 3V
ab
LPC BUS
TI 1394B
AC97/Azalia ALC882 LPC I/O ITE8712GB-IX
+12V = 12V
VCC3 = 3.3V VCC = 5V
VCC = 5V 5VSB = 5V
AVDD = 5V PAGE 33 VBAT = 3V PAGE 39
ITE 8212
ig
A AUDIO PORTS : FRONT AUDIO I/O PORTS : A
LIN_ OUT LINE_IN MIC
TELE CD_IN AUX_IN COMA COMB LPT PS2 IR FDD
G
PAGE 34,35 PAGE 29,40
FRONT PANEL /CPU FAN
VCC = 5V Intel Confidential
5VSB = 5V
+12 = 12V Title
PVCC = 5V BOM & PCB MODIFY HISTORY
Size Document Number Rev
Custom 8I955X Royal 1.0
Date: Wednesday, May 11, 2005 Sheet 2 of 49
5 4 3 2 1
5 4 3 2 1
Model Name: 8I955X Royal
Circuit or PCB layout change
Version: 1.0 for next version
l
DATE Change Item Reason
tia
D 8/20 CHANGE CPU,MCH,ICH7 LIB and Circuit Lib update D
Component value change 9/14 CHANGE DDR RESITOR VALUE 1K/1K
history
Data Change Item Reason
en
1/19/2005 8I955NXP Ver 0.1
3/1/2005 8I955XRO Ver 0.2
3/21/2005 8I955XRO Ver 1.0
3/29/2005 1.8I955XRO VER 1.0C
2.Modify DISCRETE POWER & BIOS.
id
04/01/2005 1.8I955XRO VER 1.0D
C C
04/08/2005 1.8I955XRO VER 1.0E
04/15/2005 1.8I955XRO VER 1.0F
nf
04/29/2005 1.8I955XRO VER 1.0I
05/11/2005 1.8I955XRO VER 1.0J
co
B
e B
yt
ab
ig
A A
Intel Confidential
G
Title
BOM & PCB MODIFY HISTORY
Size Document Number Rev
Custom 8I955X Royal 1.0
Date: Wednesday, May 11, 2005 Sheet 3 of 49
5 4 3 2 1
5 4 3 2 1
VCORE
VCORE VCORE VCORE
BC1 BC2 BC3 BC4
10U/12/X/6.3V 10U/12/X/6.3V 10U/12/X/6.3V 10U/12/X/6.3V
+
+
+
+
BC5 BC6 BC7 BC8 EC1 EC2 EC3 EC4
10U/12/X/6.3V 10U/12/X/6.3V 10U/12/X/6.3V 10U/12/X/6.3V 100U/2V/SPCAP/X 100U/2V/SPCAP/X
100U/2V/SPCAP/X 100U/2V/SPCAP/X
l
R1 R2
tia
D 124/6/1 10/6 GTLREF1 D
VTT_OR
R3 C1
210/6/1 1U/6/Y/10V
R1596
0/6/X
GTLREF1 C2 220P/4/N/25V
R4 R5
124/6/1 10/6 GTLREF
VTT_OR
en
R6 C3
U1A 210/6/1 1U/6/Y/10V
HA[3..16]
8 HA[3..16]
HA3 L5 D2 -HADS
A03# ADS# -HADS 8
HA4 P6 C2 -BNR
A04# BNR# -BNR 8
HA5 M5 D4 -HIT
A05# HIT# -HIT 8
HA6 L4 H4
HA7 A06# RSP# -BPRI
M4 A07# BPRI# G8 -BPRI 8
HA8 R4 B2 -DBSY
A08# DBSY# -DBSY 8
HA9 T5 C1 -DRDY
A09# DRDY# -DRDY 8
HA10 U6 E4 -HITM
A10# HITM# -HITM 8
HA11 T4 AB2 -IERR
id
HA12 A11# IERR# -HINIT
U5 A12# INIT# P3 -HINIT 19
HA13 U4 C3 -HLOCK
A13# LOCK# -HLOCK 8
HA14 V5 E3 -HTRDY C4
A14# TRDY# -HTRDY 8
HA15 V4 AD3 33P/4/N/50V
HA16 A15# BINIT# -DEFER
W5 A16# DEFER# G7 -DEFER 8
C N4 F2 C
RSVD EDRDY#
P5 RSVD MCERR# AB3
-HREQ0 K4
8 -HREQ0 REQ0#
-HREQ1 J5 U2 TP_CPU1
8 -HREQ1 REQ1# AP0#
nf
-HREQ2 M6 U3 TP_CPU2
8 -HREQ2 REQ2# AP1#
-HREQ3 K6 RN1 62/8P4R
8 -HREQ3 REQ3#
-HREQ4 J6 F3 -BR0 7 8 TESTHI9
8 -HREQ4 REQ4# BR0# -BR0 8 VTT_OL
-HADSTB0 R6 G3 TESTHI8 5 6 TESTHI8
8 -HADSTB0 ADSTB0# TESTHI08
G5 G4 TESTHI9 3 4 TESTHI10
HA[17..35] PCREQ# TESTHI09 TESTHI10
8 HA[17..35] TESTHI10 H5 1 2
HA17 AB6
HA18 A17#
W6 A18# DP0# J16 TP_CPU3
HA19 Y6 H15 TP_CPU4
HA20 A19# DP1#
Y4 A20# DP2# H16 TP_CPU5
HA21 AA4 J17
co
A21# DP3# TP_CPU6
HA22 AD6 H2 GTLREF1 R1585 62/6 -IERR
A22# GTLREF1 VTT_OR
HA23 AA5 H1 GTLREF C5 220P/4/N/25V
HA24 A23# GTLREF0
AB5 A24#
HA25 AC5 G23 -CPURST R7 62/6/X -IERR
A25# RESET# -CPURST 8 VTT_GMCH
HA26 AB4
HA27 A26# -RS0
AF5 A27# RS0# B3 -RS0 8
HA28 AF4 F5 -RS1 C6 R8 62/6 -BR0
A28# RS1# -RS1 8 VTT_OL
HA29 AG6 A3 -RS2 22P/4/N/50V
A29# RS2# -RS2 8
SP-CAP X 4PCS HA30
HA31
AG4
AG5
A30# R9 62/6 -CPURST
A31# VTT_OL
HA32 AH4
HA33 A32#
AH5 A33#
VCORE HA34 AJ5 R1597 62/6/X -CPURST
A34# VTT_OR
HA35 AJ6 A35#
AC4 RSVD
AE4
B
8 -HADSTB1
-HADSTB1 AD5 RSVD
e B
+
+
+
EC5 EC6 EC7 ADSTB1#
100U/2V/SPCAP/X
100U/2V/SPCAP/X 100U/2V/SPCAP/X
CPU-SK/775
yt
ab
CR1
CPU RETAINTION/X
VCORE
BC9 BC10 BC11
10U/12/X/6.3V/X 10U/12/X/6.3V/X 10U/12/X/6.3V/X
ig
A A
VCORE
VCORE
BC12 BC13 BC14 BC15
BC16 BC17 10U/12/X/6.3V/X 10U/12/X/6.3V/X 10U/12/X/6.3V/X 10U/12/X/6.3V/X Intel Confidential
G
10U/12/X/6.3V/X 10U/12/X/6.3V/X Title
P4_LGA775-A
Size Document Number Rev
Custom 8I955X Royal 1.0
Date: Wednesday, May 11, 2005 Sheet 4 of 49
5 4 3 2 1
5 4 3 2 1
l
tia
D D
en
U1B
HD[0..15]
8 HD[0..15] HD[32..47] 8
HD0 B4 G16 HD32
HD1 D00# D32# HD33
C5 D01# D33# E15
HD2 A4 E16 HD34
HD3 D02# D34# HD35
C6 D03# D35# G18
HD4 A5 G17 HD36
id
HD5 D04# D36# HD37
B6 D05# D37# F17
HD6 B7 F18 HD38
HD7 D06# D38# HD39
A7 D07# D39# E18
HD8 A10 E19 HD40
HD9 D08# D40# HD41
A11 D09# D41# F20
C HD10 B10 E21 HD42 C
HD11 D10# D42# HD43
C11 D11# D43# F21
HD12 D8 G21 HD44
HD13 D12# D44# HD45
B12 D13# D45# E22
nf
HD14 C12 D22 HD46
HD15 D14# D46# HD47
D11 D15# D47# G22
-DBI0 A8 D19 -DBI2
8 -DBI0 DBI0# DBI2# -DBI2 8
STBN0 C8 G20 STBN2
8 STBN0 DSTBN0# DSTBN2# STBN2 8
STBP0 B9 G19 STBP2
8
HD[16..31] STBP0 DSTBP0 DSTBP2 STBP2 8
8 HD[16..31] HD[48..63] 8
HD16 G9 D20 HD48
HD17 D16# D48# HD49
F8 D17# D49# D17
HD18 F9 A14 HD50
HD19 D18# D50# HD51
E9 D19# D51# C15
HD20 D7 C14 HD52
co
HD21 D20# D52# HD53
E10 D21# D53# B15
HD22 D10 C18 HD54
HD23 D22# D54# HD55
F11 D23# D55# B16
HD24 F12 A17 HD56
HD25 D24# D56# HD57
D13 D25# D57# B18
HD26 E13 C21 HD58
HD27 D26# D58# HD59
G13 D27# D59# B21
HD28 F14 B19 HD60
HD29 D28# D60# HD61
G14 D29# D61# A19
HD30 F15 A22 HD62
HD31 D30# D62# HD63
G15 D31# D63# B22
-DBI1 G11 C20 -DBI3
8 -DBI1 DBI1# DBI3# -DBI3 8
STBN1 G12 A16 STBN3
8 STBN1 DSTBN1# DSTBN3# STBN3 8
STBP1 E12 C17 STBP3
8 STBP1 DSTBP1 DSTBP3 STBP3 8
B
e CPU-SK/775
B
yt
ab
ig
A A
Intel Confidential
G
Title
P4_LGA775-C
Size Document Number Rev
Custom 8I955X Royal 1.0
Date: Wednesday, May 11, 2005 Sheet 5 of 49
5 4 3 2 1
5 4 3 2 1
Place outside of CPU socket
VCC3
Note: R10 60.4/6/1 COMP5
VTT_OL
VCCA & VCOREPLL R11 60.4/6/1 COMP4
R12 60.4/6/1 COMP2
L1 define doesn't same as R13 R14 60.4/6/1 COMP3
VTT_GMCH old P4 design kit 249/6/1 R15
10UH/8/S/[10LI2-12100A-03_10LI2-12100A-02] TESTHI0 C7 R16 60.4/6/1 COMP0
l
3
VCCA VTT_GMCH 0.1U/6/Y/25V R17 60.4/6/1 COMP1
Q1 62/6/X
D C8