Text preview for : 32LD350-Interconnect-Diagram.pdf part of LG 32LD350-Interconnect-Diagram LG LCD 32LD350 Training Manual 32LD350-Interconnect-Diagram.pdf
Back to : 32LD350-Interconnect-Diag | Home
32LD350 INTERCONNECT DIAGRAM
TO TFT MODULE PANEL BOARD There is a 12V Fuse on
Ballast the Panel Board.
P201 "SMPS" to P402 "Main PWB" J1
T110 Pin Label STBY Run Diode Pin Label STBY Run Diode
3 1 Note: STBY 3.5V Must be present when AC applied.
To Back 1 (1)
PWR_ON 0V 3.28V 1.16V 18 (2)
INV_ON 0V 3.32V Open TFT Interface
P201
1
Q110
Light Board
2 2
3
2-4 24V 0V 24.19V 0.73V 19 12V 0V 11.96V Open
1
5-8 Gnd Gnd Gnd Gnd 20 (3)
Error_Out 0V 0.59V Open SMPS TEST: To Force Power Supply On.
Q106 2 2
4
3
J2
9-12 3.5V 3.41V 3.4V Open 21 12V 0V 11.96V Open
Disconnect P402 on Main Board.
12V Pins 2 ~ 5 and
1
T109 Q103 13-16 Gnd Gnd Gnd Gnd 22 (4)
0.3V 4.49V Open
A-DIM
2 2
3 1
3 1 and 30 are Gnd. Jump pin 1 (PWR_ON) to pin 9, 10, 11 or 12 .
LVDS Video Signals
1 17 12V 0V 11.96V Open 23 N/C n/c n/c Open This should force the SMPS to the on state. All
To Back 2 2 Q109
CN1 Jumper
3
24 (5)
P-Dim 0V 2.46V Open Voltages should be produced.
Light Diode (24V and 12V to Main. 24V to Inverter).
1
Q104 Check The Backlights should come on.
4 2 2
3 SMPS Used in the 32LD350:
All pins
T108 EAY60868901 32LD350 AUSWLJR or P402 to SMPS P201
3 1
1
Q108 Open
2 2
3 AUSDLFR or AUSDLUR or AUSDLJR Pin Diode Check
Except Gnd
1
D251 D255
1 2.75V
2 2
3
Q107 EAY60869101 32LD350 CUSWLH or 2-4 Open
To Back CUSDLH or CUSWLHO 5-8 Gnd
Light 2 2
1
Q101 9-12 0.91V
4 3
D252 13-16 Gnd
D201 17 2.58V
3
T107
1
P203 (1) 18 1.5V
PWR-On Pin 1:
19 2.58V
CN1 P201 Turns on 12V, 24V to the
20 3.04V
Main and 24V to the
Cold T101 21 2.58V
To Back F101 SMPS T501
Inverter P203 Pins 1~5. 22 Open
Light 4 Diode
F101 Check P/N: EAY60868901 (2)
23 Gnd
INV-On Pin 18: 24 Open
24V 7A Red lead Open Turns on the Backlights 12V Pins 27 ~ 30 and
For Voltages LVDS
Blk lead 0.9V IC101 D501 IC500 See P201 SMPS LVDS Video Signals
(3)
D502 Error_Out Pin 20:
T106 Hot From 3.3V_ST
Q407
(Silk Screened A-DIM)
Panel
Vcc 2nd
3 1 P402
+1.26V_VDDC L415 IC2 Driver
D503 Goes high (3.3V) when the IC403 P802 C B
E B 5V_USB
To Back backlights are told to come DDR C E IC401
Panel
Light VOLTAGES on. Goes back low when Q409
G S Q406 Vcc 1st
Q102 From 3.3V_ST
IC407 D
Driver 12V In
U1 Q110 3 Power On Switch
450V 450V they light. C 1 2 Q402 HDCP EEPROM
Panel Vcc Switch
Q106 Pin
1
4 INV_CTL
Q405 From 3.3V_ST L406
2 2
3
1) Gnd 68uF 68uF If it goes high again on the Driver
E B C
Q401
L423 IC105 IC1000
+1.8V_DDR
5th attempt to fire the
1
T105
2 2
3
2) 9.03V
Q101 C608 C607 1
E B
Power On
Reset Gen
MAIN BOARD 3.3V_TU
3) 4.58V IC408 3 Switch Ctl 1 2 SW100 In
3 1 backlights, the set shuts Power_Det
2
IC103 3
Microprocessor p/n: EBU60850003
Reset +1.2V_PVSB
Q103 + - + - off.
To Back Pin
F501 +5V_Normal L422
IC1450
Q109 1) 24.16V 3.15A / 250V D602 IC1 DDR
Light U3 1 F100 (4)
12V In
IC100 Mstar IC101 Q100
USB +5V
2 2 2) 9.03V A-DIM Pin 22: Overcurrent
3
5A / 250V 0V STBY D801 IC406 L421 IC400
IC104
Micro and Video C E 5V_USB In USB1
3) 0V (Silk Screened P-DIM) IC405
In
Processor
WP
B
NAND
Flash
4
Q104
LF102 388V RUN Is not used . +3.3V_Normal
Gnd Gnd MStar EEPROM EDID HDMI 4 HDMI
Out 3.3V_Normal In
Serial IC102
T104 Pin 3.3V_ST In Flash IC1004
Q108 1 3
12V In
3 1
1
1) Gnd Q601 (5)
P-DIM Pin 24
2 +3.3V_AVDD_MPLL
Digital IC7702
U201 U2 2 2 2) 9.03V IC601 +1.8V_AMP
3 Video
3) 4.58V (Silk Screened Error_Out) 3.3V_Normal
In
2
D7706 A2
To Back can vary according to A2 A1 CEC
X100 Earphone
Amp X1005 Q7702
B
C
C
A1
Q107 D102 Mute Switch
Headphone E
Light D101 incoming video IRE level C Routing
A1 Q7703 IC1100 C
C Q110
Pin N
C
D7705 Q1100 Q1104 B E E
Q101 Q600
B A2 S D B 12MHz
D1100 25MHz B
1
Pin 4 of T103 ~ T110 4 1
1) 24.16V and OSD Backlight setting C E D7703 B G
C E
A1 A2
EDID HDMI 2 Earphone Amp
C C
C
C
E
B Q110
2 2 2) 9.03V Audio Mute BE C
T103
3 Output from the Video Q7701 C