Text preview for : MS-6555.pdf part of Microstar MS-6555 Microstar MS-6555.pdf
Back to : MS-6555.pdf | Home
8 7 6 5 4 3 2 1
MS-6555 Version 40a FSB533 Cover Sheet 1
INTEL (R) Brookdale - GV Chipset Block Diagram 2
Northwood / Presott 478pin mPGA-B Processor Schematics
D Clock CY28349 & ATA100 IDE Connector 3 D
CPU : Northwood / Presott mPGA-478B Processor
mPGA478-B INTEL CPU Sockets 4-5
System Brookdale - G / GL / GV / GE Chipset : INTEL GMCH + ICH4
INTEL Brookdale-G GMCH -- North Bridge 6-8
On Board Chipset: INTEL ICH4 -- South Bridge 9 - 10
BIOS -- FWH LPC I/O - W83627THF-AW 11
LPC Super I/O -- W83627THF-AW FWH 12
Clock Generator -- CY28349B DDR DIMMM1,2 13
C
AC'97 Codec -- RealTek ALC655 / AD1888 DDR Termination 14 C
Onboard Lan Chipset-- RealTek RTL8100C PCI Slot 1 & 2 & 3 15
Expansion Slots: IO Connector 16
AGP2.0 Slot * 0 AC'97 Codec and Audio Connector 17
PCI2.2 Slot * 3 USB Connector 18
CNR Slot * 0 ACPI Controller (MS-5) 19
VRM10 Intersil ISL6556B 20
Platform : Micro ATX ( 244 mm * 200 mm ; 9.61 inch * 8.03 inch)
B
PCI LAN - Realtek RTL8100C 21 B
VGA Connector 22
Front Panel & Connectors & FAN 23
History 24
General SPEC 25
Jumper Setting & Manual Parts 27-28
MODEL Config. ORCAD Config. Function Option ERP Number
A A
MS6555GV STD
(6555L2-40a-STD) Cfg6555GV-ALC655 GV STD ( ALC655 ) STD 601-6555-19S
MS6555GV option: A
(6555L2-40a-A) Cfg6555GV-AD1888 GV STD + AD1888 A 601-6555-20S MSI MICRO-STAR
Title
MS6555GL STD Cfg6555GL-ALC655 GL STD ( ALC655 ) GL COVER SHEET
Size Document Number Rev
MS6555GL option: A Cfg6555GL-AD1888 GL STD + AD1888 GLA 40a
MS-6555
Date: Wednesday, March 31, 2004 Sheet 1 of 27
8 7 6 5 4 3 2 1
1
Block Diagram
AGPCLK 66MHZ
X'TEL CPU CLK*3
VRM 14.318MHZ ICH_66 66MHZ 3V 66M*4
PCI 33M*10
P4 478-Pin Processor
Clock 408
INT & PWR-MNG CPUCLK, CPUCLK# 100/133 MHZ ICH_PCLK 33MHZ Ref CLK 14.318M*2
48M *1
FWH_PCLK 33MHZ 24_48M *1
SIO_PCLK 33MHZ
ADDR
CTRL
DATA
MCHCLK, MCHCLK# 100/133 MHZ
Generator
PCICLK0,1,2,3 33MHZ
AGTL+ BUS
MCH_66 66MHZ LAN_PCLK 33MHZ
ADDR
CTRL
DATA
SIO_48 24MHZ
DOT_CLK 48MHZ
ICH_48 48MHZ
ICH_14 14.318MHZ
VGA VGA BUS
845GV / GL
Connector
BGA 760 Pin
DDR1
DDR2
DDR BUS
VCC_AGP 1.5V
VCCP
MEM_STR 2.5V
HUB LINK
BUS
PCI Slot 1
PCI Slot 2
PCI Slot 3
PCICLK0,1,2,3 33MHZ
ICH_66 66MHZ
A A
IDE Primary UltraDMA 66/100 ICH_PCLK 33MHZ
ICH_48 48MHZ
IDE Secondary
ICH4 ICH_14 14.318MHZ
FW82801DB PCI BUS
RealTek
8100C
VCC5_SB 5V VCCP
INT & PWR-MNG
VCC3_SB 3.3V VCC3 3.3V LAN_PCLK 33MHZ
LAN Chip
AC'97 Link VCC1_5SB 1.5V VCC_AGP 1.5V
LPC BUS
FirmWare
Onboard Hub
FWH_PCLK 33MHZ
AC'97 Codec SIO_PCLK 33MHZ BIOS
USB 6 PORT
LPC SIO SIO_48 48MHZ
Audio port USB Port 5 USB Port 3 USB Port 1 Mouse Floopy Parallel Game Port
MSI MICRO-STAR INT'L CO.,LTD.
Title
USB Port 6 USB Port 4 USB Port 2 Keyboard Serial1,2 Block Diagram
Size Document Number Rev
40a
MS-6555
Date: Wednesday, March 31, 2004 Sheet 2 of 27
1
8 7 6 5 4 3 2 1
CLOCK GENERATOR BLOCK *Trace < 0.5"
Pull-Down Capacitors
CP7 X_COPPER Shut Source Termination Resistors
CPUCLK C153 X_10p
U16 CPUCLK R220 49.9RST
FB18 X_80_0805 VCC3V 39 41 CPU0 R236 27.4RST CPUCLK CPUCLK# R223 49.9RST CPUCLK# C154 X_10p
VCC3 CPU_VDD CPUCLK0 CPUCLK 4 MCHCLK
40 CPU0# R237 27.4RST CPUCLK# R221 49.9RST
CPUCLK0# CPUCLK# 4 MCHCLK#
CB137 CB145 CB142 R219 49.9RST MCHCLK C155 X_10p
104P X_10u/0805 104P 36 38 CPU1 R238 27.4RST MCHCLK
CPU_GND CPUCLK1 MCHCLK 6
37 CPU1# R239 27.4RST MCHCLK# MCHCLK# C156 X_10p
CPUCLK1# MCHCLK# 6
filtering from 10K~1M Trace less 0.2"
46 MREF_VDD
D
* Put GND copper under Clock Gen. 45 49.9ohm for 50ohm M/B impedance AGPCLK C159 X_10p D
CB155 CPUCLK2
CPUCLK2# 44
connect to every GND pin 104P 43 ICH_66 C158 X_10p
MREF_GND
* 40 mils Trace on Layer 4 R242 33 MCH_66 CLOCK STRAPPING RESISTORS MCH_66 C157 X_10p
32 3V66_VDD 3V66_0 31 MCH_66 6
with GND copper around 30 R243 X_33 AGPCLK
AGPCLK
CB143 3V66_1 R244 33 ICH_66
it 3V66_2 28 ICH_66 10
104P 29 27 DOT_48 R245 33 DOT_CLK FS0 R266 10K VCC3V CN13
3V66_GND 3V66_48/SEL66_48# DOT_CLK 6
* put close to every power pin FS3 R269 10K 7 8
* 6 FS2 FS2 R272 10K PCICLK0 5 6
FS2/PCI0 FS3 FS4 R274 10K PCICLK1
Trace Width 7mils. 9 PCI_VDD FS3/PCI1 7
SEL48_1 FS1 R258 10K R260 1.5K PCICLK2
3 4
* CB169 SEL48_24#/PCI2 8 1 2
Same Group spacing 15mils 104P FS4
7
RN59 5
8
PCICLK0
BSEL0 4,6
X_8P4C-10P
* 5 PCI_GND FS4/PCI3 10
8P4R-33
6
PCICLK1
PCICLK0 15
Different Group spacing 30mils PCI4 11 3 4
PCICLK2
PCICLK1 15
* 18 PCI_VDD PCI5 12 1 2 PCICLK2 15 BSEL0 0 100 ; 1 133
Differentical mode spacing 7mils on itself 14 7 8 SIO_PCLK CN14
PCI6 SIO_PCLK 11
CB170 15 RN60 5 6 LAN_PCLK SIO_PCLK 2 1
PCI7 LAN_PCLK 21
104P 13 16 8P4R-33
3 4 FWH_PCLK FS4 FS3 FS2 FS1 FS0 FSB (MHz) LAN_PCLK 4 3
PCI_GND PCI8 FWH_PCLK 12
17 1 2 ICH_PCLK FWH_PCLK 6 5
PCI9 ICH_PCLK 9
1 1 1 0 1 100 MHz ICH_PCLK 8 7
FB19 X_80_0805 VDDA3V 24
VCC3 48_VDD
C163 22 FS0 R267 33 ICH_48 1 1 1 1 1 133 MHz X_8P4C-10P
FS0/48MHz ICH_48 10
CP8 X_COPPER 103P 23 FS1 R261 33 SIO_24
FS1/24_48MHz SIO_24 11
21 ICH_14 C152 X_10P
48_GND SEL48_1 R270 X_10K VCC3V
2 SIO_24 C178 X_10P
CB154 CB156 C181 REF_VDD MUL0 R234 33 ICH_14
MUL0/REF0 48 ICH_14 10
C 104P X_10u/0805 103P 1 MUL1 R268 33 CODEC_14 DOT_48 R241 10K ICH_48 C180 X_10P C
MUL1/REF1 CODEC_14 17
47 REF_GND CODEC_14 C182 X_10P
34 3 X1 C177 22P 0 Set Pin 27 48MHz
C175 CORE_VDD X1 DOT_CLK C160 X_10P
103P X1 14M-32pf-HC49S-D
33 4 X2 C174 22P R233 X_10K VCC3V Ioh=6*Iref
CORE_GND X2
SMBCLK_ISO R240 475RST MUL0 R222 10K MUL 1:0 Voh=0.71V
11,13,19 SMBCLK_ISO 26 SCLK IREF 35
VCC3 SMBDATA_ISO 25 Iref = 2.32mA 0 0 4X
11,13,19 SMBDATA_ISO SDATA 0 1 5X
R275 10K RESET# 20
PWR_DN# R235 1K VCC3V 1 0 6X
used only for EMI issue
19 VTT_GD# PWR_DN# 42
MUL1 R262 10K VCC3V 1 1 7X
CY28349B
Trace less 0.2"
R281 220 Q29 VCC3 VCC3
VCCP
CB171 2N3904S
104P SMBCLK_ISO R252 2.7K
VCC3
CB138 CB164 SMBDATA_ISO R253 2.7K
104P X_104P
Near U16 Pin 32 Near X1
PRIMARY IDE BLOCK SECONDARY IDE BLOCK
B B
IDE1 IDE2
YJ220-CB-1 YJ220-CW-1
SDD[8..15] 10
HD_RST# R190 33 1 2 HD_RST# R189 33 1 2
19 HD_RST# PDD[8..15] 10
PDD7 3 4 PDD8 SDD7 3 4 SDD8
10 PDD[0..7] 10 SDD[0..7]
PDD6 5 6 PDD9 SDD6 5 6 SDD9
PDD5 7 8 PDD10 SDD5 7 8 SDD10
PDD4 9 10 PDD11 SDD4 9 10 SDD11
PDD3 11 12 PDD12 SDD3 11 12 SDD12
PDD2 13 14 PDD13 SDD2 13 14 SDD13
PDD1 15 16 PDD14 SDD1 15 16 SDD14
PDD0 17 18 PDD15 SDD0 17 18 SDD15
19 19
10 PD_DREQ 21 22 10 SD_DREQ 21 22
10 PD_IOW# 23 24 10 SD_IOW# 23 24
10 PD_IOR# 25
27
26
28
Blue 10 SD_IOR# 25
27
26
28
White
10 PD_IORDY 10 SD_IORDY
10 PD_DACK# 29 30 10 SD_DACK# 29 30
9 IRQ14 31 32 9 IRQ15 31 32
10 PD_A1 33 34 PD_DET 12 10 SD_A1 33 34 SD_DET 12
10 PD_A0 35 36 PD_A2 10 10 SD_A0 35 36 SD_A2 10
10 PD_CS#1 37 38 PD_CS#3 10 10 SD_CS#1 37 38 SD_CS#3 10
23 PD_LED 39 40 23 SD_LED 39 40
R113 R119
R100 C84 R129 15K R99 C97 R132 15K
4.7K X_220P 10K 4.7K X_220P 10K
A VCC5 VCC5 VCC3 A
VCC3
DIOR-:HDMARDY-(Host Strobe) Trace Width : 5mils MSI MICRO-STAR
IORDY:DDMARDY-(Device Strobe) Trace Spacing : 7mils Title
ATA100 IDE CONNECTORS DIOW-:STOP
PDIAG-:CBLID-
Trace Length less than 5"
Strobe Equal Size
CLOCK GEN & ATA100 IDE
Document Number Rev
Length(longest)-Length(shortest)<0.5" 40a
MS-6555
Date: Wednesday, March 31, 2004 Sheet 3 of 27
8 7 6 5 4 3 2 1
8 7 6 5 4 3 2 1
CPU GTL REFERNCE VOLTAGE BLOCK
CPU SIGNAL BLOCK
VCCP
VCC_SENSE R73
VSS_SENSE 49.9RST
6 HA#[3..31]
GTLREF1
D VID[0..5] 2/3*Vccp D
VID[0..5] 20
HA#31
HA#30
HA#29
HA#28
HA#27
HA#26
HA#25
HA#24
HA#23
HA#22
HA#21
HA#20
HA#19
HA#18
HA#17
HA#16
HA#15
HA#14
HA#13
HA#12
HA#11
HA#10
HA#9
HA#8
HA#7
HA#6
HA#5
HA#4
HA#3
C55 C54 R74
VID4
VID3
VID2
VID1
VID0
220P 105P 100RST