Text preview for : asus_m52v_pegatron_g60vx_rev_r1.2_sch.pdf part of asus asus m52v pegatron g60vx rev r1.2 sch asus asus_m52v_pegatron_g60vx_rev_r1.2_sch.pdf
Back to : asus_m52v_pegatron_g60vx_ | Home
5 4 3 2 1
M52V Power
BLOCK DIAGRAM CPU VCORE
PENRYN Page 80
(DC&QC)
Page 3~5 System
D D
Page 81
1.5VS & 1.05VS
LCD Panel Page 82
Page 45
DDR & VTT
CRT MXM DDR2 So-DIMM Page 83
Page 46 nVIDIA NB9x CANTIGA
Page 7~9
Page 70 +2.5VS
HDMI Page 84
Page 10~16
Page 48 2 Charger
MiniCard
WLAN Page 86
Page 53 Detect
C C
1 Page 90
Debug Conn. MiniCard
Page 44 Robson/TV Tuner Load Switch
Touchpad Page 58 Page 91
EC
Page 31
ITE IT8752E
ICH9-M 6 Power Protect
GigaLAN
Keyboard Page 30 RJ45/RJ11 Page 92
RTL8111C
Page 31 Page 34
CIR SPI ROM Page 33
Page 31 Page 30 Page 20~23 3
8 ExpressCard
Page 43
Array Mic.DSP
Array Mic
Fortemedia FM2010
Page 45
Page 38 0 4
B B
USB Port(1) CMOS Camera
Page 65 Page 45
Azalia MDC
Page 35 1 6
1 USB Port(2) OLED
Audio Amp ODD Page 65 Page 68
Page 37
Azalia Codec Page 51
5
Realtek ALC663 0 USB Port(3) 9 MiniCard
Jack Page 36
HDD(1) Page 52
Page 51 TV Tuner
Page 65 3 Page 64
4 USB Port(4)
HDD(2) 10
1394 Page 51
Page 52 Bluetooth
Page 41
CardReader 1394 7 Page 61
5 WiMax
Ricoh R5C833 eSATA 2
Cardreader Page 40~41 Page 66
Page 53 USB Port(5)
Page 45
A Page 42 A
Thermal Sensor Discharge Circuit
SMSC EMC1403 DC & BATT. Conn.
Page 57
Clock Generator Page 50 Page 60 Title : Block Diagram
Pegatron BU2 HW Team 3 Engineer: Kevin1_Guo
ICS ICS9LPR364 PWM Fan Reset Circuit Skew Holes
http://hobi-elektronika.net Page 65
Size Project Name Rev
Page 29 Page 50 Page 32
Custom G60VX R 1.2
Date: Thursday, March 05, 2009 Sheet 1 of 100
5 4 3 2 1
5 4 3 2 1
ICH9-M GPIO SETTING EC IT8512E GPIO SETTING
Pin Pin Name Signal Name Type Pin Pin Name Signal Name Type Pin Pin Name Signal Name Type
AG12 BM_BUSY#/GPIO0 PM_BMBUSY# I 28 PWM0/GPA0 PWR_LED_UP# O 105 CLKRUN#/GPH0 PM_CLKRUN# I/O
AJ8 TACH1/GPIO1 BT_DECT# I 29 PWM1/GPA1 CHG_LED_UP# O 106 CRX1/GPH1 3G_ON# O
F8 PIRQE#/GPIO2 PCI_INTE# I/OD 32 PWM2/GPA2 107 CTX1/GPH2 3G_LED_ON# O
D D
G11 PIRQF#/GPIO3 PCI_INTF# I/OD 33 PWM3/GPA3 108 GPH3 BAT_LEARN I/O
F12 PIRQG#/GPIO4 PCI_INTG# I/OD 34 PWM4/GPA4 LCD_BL_PWM O 109 GPH4
B3 PIRQH#/GPIO5 PCI_INTH# I/OD 35 PWM5/GPA5 FAN_PWM O 110 GPH5 NUM_LED O
AJ9 TACH2/GPIO6 36 PWM6/GPA6 111 GPH6 CAP_LED O
AH9 TACH3/GPIO7 WLAN_LED_ON O 38 PWM7/GPA7 74 ADC0/GPI0 NV_OVERT# I
AE16 GPIO8 EXT_SMI# I 122 RXD/GPB0 CHG_EN# O 75 ADC1/GPI1 SUS_PWRGD I
AG19 WOL_EN/GPIO9 123 TXD/GPB1 PRECHG O 76 ADC2/GPI2 ALL_SYS_PWRGD I
AJ24 CLGPIO1/GPIO10 139 CTX0/GPB2 77 ADC3/GPI3 CPU_PWRGD I
AG22 SMBALERT#/GPIO11 SMB_ALERT# I 124 SMCLK0/GPB3 SMB0_CLK I/O 78 ADC4/GPI4 PWR_MON I
AC19 GPIO12 EXT_SCI# I 125 SMDAT0/GPB4 SMB0_DAT I/O 79 ADC5/GPI5 ALS_DA I
AH21 GLAN_DOCK#/GPIO13 142 GA20/GPB5 A20GATE O 80 ADC6/GPI6
AF22 CLGPIO2/GPIO14 4 KBRST#/GPB6 RC_IN# O 81 ADC7/GPI7
AE20 STP_PCI#/GPIO15 STP_PCI# I/O 126 GPB7 PM_RSMRST# O 84 DAC0/GPJ0 EC_CLK_EN
AJ14 DPRSLPVR/GPIO16 PM_DPRSLPVR O 133 CRX0/GPC0 CRX0 I 85 DAC1/GPJ1 PM_PWROK
AG8 TACH0/GPIO17 WLAN_ON# O 129 SMCLK1/GPC1 SMB1_CLK I/O 86 DAC1/GPJ2
C C
AH12 GPIO18 130 SMDAT1/GPC2 SMB1_DAT I/O 87 DAC1/GPJ3
AJ10 GPIO19/SATA1GP 64 GPC3 PM_PWRBTN# O 88 DAC1/GPJ4
AE11 GPIO20 BT_LED_ON O 136 WUI2/GPC4 AC_IN_OC# I 89 DAC1/GPJ5
AJ12 SATA0GP/GPIO21 65 GPC5 OP_SD# O 15 GPK0
AG10 SCLOCK/GPIO22 140 WUI3/GPC6 BAT1_IN_OC# I 16 GPK1
E6 LDRQ1#/GPIO23 20 GPC7 RFON_SW# I 17 GPK2
AJ27 CLGPIO0/GPIO24 22 WUI0/GPD0 PWRLIMIT# I 18 GPK3
AG18 STP_CPU#/GPIO25 STP_CPU# O 25 WUI1/GPD1 PM_SUSC# I 48 GPK4
AH27 S4_STATE#/GPIO26 26 WUI4/GPD2 BUF_PLT_RST# I 49 GPK5
AH25 QRT_STATE0/GPIO27 BT_ON# O 27 ECSCI#/GPD3 EXT_SCI# O 62 GPK6
AD16 QRT_STATE1/GPIO28 CB_SD# O 19 GPD4 EXT_SMI# O 63 GPK7
AG17 OC#5/GPIO29 INT_USB_OC# I 37 GPD5 LCD_BACKOFF# O 90 GPL0
AD12 OC#6/GPIO30 INT_USB_OC# I 53 TACH0 / GPD6 FAN0_TACH I 91 GPL1
AJ18 OC#7/GPIO31 INT_USB_OC# I 54 GPD7 92 GPL2
AH11 CLKRUN#/GPIO32 PM_CLKRUN# O 23 GPE0 VSUS_ON O 93 GPL3
B AE10 AZ_DOCK_EN#/GPIO33 94 GPE1 SUSC_EC# O 119 GPL4 B
AG14 AZ_DOCK_RST#/GPIO34 95 GPE2 SUSB_EC# O 120 GPL5
AG13 SATACLKREQ#/GPIO35 96 GPE3 CPU_VRON O 134 GPL6
AF11 SATA2GP/GPIO36 EMAIL_LED# O 141 PWRSW/GPE4 PWR_SW# I 135 GPL7
AG11 SATA3GP/GPIO37 PCB_ID0 I 39 WUI5/GPE5 BAT2_IN_OC# I
AF9 SLOAD/GPIO38 PCB_ID1 I 21 GPE6 LID_SW# I
AJ11 SDATAOUT0/GPIO39 PCB_ID2 I 24 GPE7 INSTANT_ON# I
AG16 OC#1/GPIO40 USB_CON01_OC# I 97 PS2CLK0/GPF0
AG15 OC#2/GPIO41 USB_CON23_OC# I 98 PS2DAT0/GPF1 COLOREN# I
AE15 OC#3/GPIO42 USB_CON23_OC# I 99 PS2CLK1/GPF2 MARATHON# I
AF15 OC#4/GPIO43 NEWCARD_OC# I 100 PS2DAT1/GPF3 DISTP# I
AD10 SATAOUT1/GPIO48 101 PS2CLK2/GPF4 TP_CLK I/O
AG29 CPUPWRGD/GPIO49 H_PWRGD O 102 PS2DAT2/GPF5 TP_DAT I/O
E18 REQ1#/GPIO50 PCI_REQ#1 I/O 131 SMCLK2/GPF6 THRO_CPU O
C18 GNT1#/GPIO51 132 SMDAT2/GPF7 TP_LED O
A B19 REQ2#/GPIO52 PCI_REQ#2 I/O 118 WUI7/GPG0 A
F18 GNT2#/GPIO53 121 GPG1 PM_SUSB# I
A11 REQ3#/GPIO54 PCI_REQ#3 I/O 112 GPG2
C10 GNT3#/GPIO55 116 GPG6
Title : System Setting
Pegatron BU2 HW Team 3 Engineer: Kevin1_Guo
http://hobi-elektronika.net
Size Project Name Rev
Custom G60VX R 1.2
Date: Thursday, March 05, 2009 Sheet 2 of 100
5 4 3 2 1
5 4 3 2 1
H_D#[63:0]
10 H_D#[63:0]
H_A#[35:3]
10 H_A#[35:3]
H_REQ#[4:0]
10 H_REQ#[4:0]
T0318
T0319
DC:
56 ohm pull-up resistor and
1
D D
U0301A 56 ohm terminated resistor U0301B
1
H_A#3 J4 H1 H_D#0 E22 Y22 H_D#32
A[3]# ADS# H_ADS# 10 QC: D[0]# D[32]#
ADDR GROUP 0
H_A#4 L5 E2 H_D#1 F24 AB24 H_D#33
A[4]# BNR# H_BNR# 10 D[1]# D[33]#
H_A#5 L4 A[5]# BPRI# G5 H_BPRI# 10
50 ohm pull-up resistor and H_D#2 E26 D[2]# D[34]# V24 H_D#34
H_A#6 K5 50 ohm terminated resistor H_D#3 G22 V26 H_D#35
A[6]# D[3]# D[35]#
DATA GRP 0
H_A#7 M3 H5 H_D#4 F23 V23 H_D#36
A[7]# DEFER# H_DEFER# 10 200811182107 D[4]# D[36]#
H_A#8 N2 F21 H_D#5 G25 T22 H_D#37
A[8]# DRDY# H_DRDY# 10 D[5]# D[37]#
H_A#9 J1 E1 H_D#6 E25 U25 H_D#38
A[9]# DBSY# H_DBSY# 10 D[6]# D[38]#
H_A#10 N3 H_D#7 E23 U23 H_D#39
H_A#11 A[10]# +VCCP_CPU H_D#8 D[7]# D[39]# H_D#40
P5 A[11]# BR0# F1 H_BR0# 10 K24 D[8]# D[40]# Y25
DATA GRP 2
H_A#12 P2 H_D#9 G24 W22 H_D#41
A[12]# D[9]# D[41]#
CONTROL
H_A#13 L2 D20 H_IERR# R0309 1 2 49.9KOhm H_D#10 J24 Y23 H_D#42
H_A#14 A[13]# IERR# H_D#11 D[10]# D[42]# H_D#43
P4 A[14]# INIT# B3 H_INIT# 20 J23 D[11]# D[43]# W24
H_A#15 H_D#12 H_D#44
H_A#16
P1
R1
A[15]#
H4
R1.1 H_D#13
H22
F26
D[12]# D[44]# W25
AA23 H_D#45
A[16]# LOCK# H_LOCK# 10 D[13]# D[45]#
M1 H_D#14 K22 AA24 H_D#46
10 H_ADSTB#0 ADSTB[0]# D[14]# D[46]#
C1 H_D#15 H23 AB25 H_D#47
RESET# H_CPURST# 10 D[15]# D[47]#
H_REQ#0 K3 F3 J26 Y26
REQ[0]# RS[0]# H_RS#0 10 10 H_DSTBN#0 DSTBN[0]# DSTBN[2]# H_DSTBN#2 10
H_REQ#1 H2 F4 H26 AA26
REQ[1]# RS[1]# H_RS#1 10 10 H_DSTBP#0 DSTBP[0]# DSTBP[2]# H_DSTBP#2 10
H_REQ#2 K2 G3 H25 U22
REQ[2]# RS[2]# H_RS#2 10 10 H_DINV#0 DINV[0]# DINV[2]# H_DINV#2 10
H_REQ#3 J3 G2
REQ[3]# TRDY# H_TRDY# 10
H_REQ#4 L1 BPM[3:0]:
REQ[4]# H_D#16 H_D#48
HIT# G6 H_HIT# 10 DC: point to point to debug connector N22 D[16]# D[48]# AE24
H_A#17 Y2 E4 if debug enabled; left unconnected if H_D#17 K25 AD24 H_D#49 DC:
A[17]# HITM# H_HITM# 10 D[17]# D[49]#
H_A#18 U5 H_D#18 P26 AA21 H_D#50
H_A#19 A[18]# T0322
debug disabled; H_D#19 D[18]# D[50]# H_D#51 COMP 0, 2: 27 ohm pull down;
R3 A[19]# BPM[0]# AD4 1 R23 D[19]# D[51]# AB22
QC: 51 ohm termination needed, p-t-p
ADDR GROUP 1
H_A#20 W6 A[20]# BPM[1]# AD3 XDP_BPM#1 H_D#20 L23 D[20]# D[52]# AB21 H_D#52 COMP 1, 3: 55 ohm pull down;
to debug connector if debug enabled;
DATA GRP 1
H_A#21 U4 AD1 1 T0323 H_D#21 M24 AC26 H_D#53
A[21]# BPM[2]# D[21]# D[53]# QC:
XDP/ITP SIGNALS
Pin M4, N5, B2: H_A#22 Y5 AC4 1 T0324 left unconnected if debug disabled; H_D#22 L22 AD20 H_D#54
H_A#23 A[22]# BPM[3]# T0325 H_D#23 D[22]# D[54]# H_D#55 COMP 0, 2: 25 ohm pull down;
U1 AC2 1 200811191553 M23 AE22
C DC: Reserved H_A#24 R4
A[23]# PRDY#
AC1 H_PREQ# H_D#24 P25
D[23]# D[55]#
AF23 H_D#56 C
A[24]# PREQ# D[24]# D[56]# COMP 1, 3: 50 ohm pull down
unconnected; H_A#25 T5 A[25]# TCK AC5 H_TCK H_D#25 P23 D[25]# D[57]# AC25 H_D#57
H_A#26 T3 AA6 H_TDI H_D#26 P22 AE21 H_D#58 200811191401
QC: A[26]# TDI D[26]# D[58]#
DATA GRP 3
H_A#27 W2 AB3 H_TDO +VCCP_CPU H_D#27 T24 AD21 H_D#59
BPM_2[1,0,2] H_A#28 A[27]# TDO H_TMS H_D#28 D[27]# D[59]# H_D#60
W5 A[28]# TMS AB5 R24 D[28]# D[60]# AC22
left unconnected H_A#29 Y4 AB6 H_TRST# H_D#29 L25 AD23 H_D#61
A[29]# TRST# D[29]# D[61]#
2
H_A#30 U2 C20 H_DBR# H_D#30 T25 AF22 H_D#62
200811191521 H_A#31 A[30]# DBR# R0315 H_D#31 D[30]# D[62]# H_D#63
H_A#32
V4 A[31]# 1KOhm
N25 D[31]# D[63]# AC23 Comp 0,2: Zo=27.4 Ohm, trace length < 0.5"
W3 A[32]# 10 H_DSTBN#1 L26 DSTBN[1]# DSTBN[3]# AE25 H_DSTBN#3 10
H_A#33 AA4 THERMAL 1% M26 AF24 Comp 1,3: Z0=55 Ohm, trace length < 0.5"
A[33]# 10 H_DSTBP#1 DSTBP[1]# DSTBP[3]# H_DSTBP#3 10
H_A#34 AB2 N24 AC20
1
A[34]# 10 H_DINV#1 DINV[1]# DINV[3]# H_DINV#3 10
H_A#35 AA3 D21 H_PROCHOT_S#
A[35]# PROCHOT# GTL_REF H_COMP0 R0311 27.4Ohm 1%
10 H_ADSTB#1 V1 ADSTB[1]# THRMDA A24 CPU_THRM_DA 50 AD26 GTLREF COMP[0] R26 1 2
T0320 1 B25 R0317 2 @ 1% 1 1KOhm C23 MISC U26 H_COMP1 R0312 1 2 54.9Ohm 1%
THRMDC CPU_THRM_DC 50 TEST1 COMP[1]
2
A6 R0318 2 @ 1% 1 1KOhm D25 AA1 H_COMP2 R0313 1 2 27.4Ohm 1%
20 H_A20M# A20M# TEST2 COMP[2]
1
ICH
A5 C7 R0316 T0304 1 C24 Y1 H_COMP3 R0314 1 2 54.9Ohm 1%
20 H_FERR# FERR# THERMTRIP# H_THRMTRIP# 5,11,20,32 TEST3 COMP[3]
C4 C0301 2KOhm T0305 1 AF26
20 H_IGNNE# IGNNE# TEST4
T0321 1 1 T0302 0.1UF/10V 1% T0306 1 AF1 E5
2
TEST5 DPRSTP# H_DPRSTP# 11,20,80
D5 @ T0307 1 A26 B5
20 H_STPCLK# CLK_CPU_BCLK 29
1
STPCLK# TEST6 DPSLP# H_DPSLP# 20
2
20 H_INTR C6 LINT0 H CLK DPWR# D24 H_DPW R# 10
B4 A22 R0339 B22 D6
20 H_NMI LINT1 BCLK[0] 29 CPU_BSEL0 BSEL[0] PWRGOOD H_PW RGD 20
A3 A21 100Ohm B23 D7
20 H_SMI# SMI# BCLK[1] 29 CPU_BSEL1 BSEL[1] SLP# H_CPUSLP# 10
1% @/QC C21 AE6 2 @ 1 +VCCP_CPU
29 CPU_BSEL2 BSEL[2] PSI# PM_PSI# 80
DC: unused T0308 1 M4 R0319 200Ohm
1
RSVD1 CLK_CPU_BCLK# 29
T0309 1 N5 1 Zo=55 Ohm, 0.5" max SOCKET478B
CPU_THRM_DA_QC RSVD2 T0303
50 CPU_THRM_DA_QC T2 RSVD3
CPU_THRM_DC_QC V3 DC: no termination needed; for GTL_REF BCLK FSB BSEL2 BSEL1 BSEL0
50 CPU_THRM_DC_QC RSVD4
T0312
RESERVED