Text preview for : Schematic Diagram.pdf part of Samsung Schematic Diagram Samsung Samsung_NP-R510 Schematic Diagram.pdf
Back to : Schematic Diagram.pdf | Home
-
- -
- This Document can not be be used without Samsung's authorization -
This Document can not used without Samsung's authorization -
8. Block Diagram and Schematic
8-1
8_Block Diagram and Schematic_en1 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
FAN CPU
Charging
Clocking Mobile Processor DC/DC DC/DC
D Circuit D
CK-505 IMVP-6
Penryn-6M
Thermal FSB 1067
Sensor
478pin ON BOARD
EMC2102
L2 Cache : 6/3MB
VCCP / DC-DC
g
g
g
FSB
HDMI 667/800 MT/S
Channel A (Reverse) DDR II 667/800 DDR II
un al
un al
un al
MCH-M Dual channel
SODIMM 0
DDR II Power
LCD LCD Cantiga-GM Channel B (Reverse)
DDR II
DDR II 667/800 SODIMM 1
CRT
ms nti
ms nti
ms nti
1299 FCBGA
CRT
C C
- This Document can not be used without Samsung's authorization -
- -
Direct Media Interface CLINK
x4, 1.5V
USB 0,2,6 USB 0,2,6
LOM
8. Block Diagram and Schematic
RJ45 RJ11/RJ45 Combo
Sa de
Sa de
Sa de
PCIE x1 Lane 4
88E8055
ANT
USB 5
Bluetooth
ICH9-M
8-2
PCIE x1 Lane 1 ANT
nfi
nfi
nfi
676 BGA Mini Card 1
HDAUDIO USB 8
High Definition Audio Camera
Aud. Audio HD Primary
AMP
ALC262 12P
PCIE x1 Lane 3
Express Card
MDC
Co
Co
Co
HD Secondary USB 4
RJ11
B Modem B
RJ11/RJ45 Combo
HP
USB 10
SPI
MIC-IN SPI ROM 2 IN 1 SD/MMC
AU6371
LPC
Internal MIC
SATA 0
4P
SATA HDD
SATA 1
SATA ODD
Touch
MICOM PAD
3.3V LPC, 33MHz
SPKR R
H8S-2110B
TMKBC (TBD) KBD
A SPKR L A
80 Port
LED
SAMSUNG
8_Block Diagram and Schematic_en2 2
ELECTRONICS
4 3 2 1
SRP Sheet Number: 2 of 64
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG. P3.3V P1.5V
P3.3V
B28
BLM18PG181SN1 B521
BLM18PG181SN1
D B29 D
FSA FSB FSC VDD_SRC_IO VDD_CPU_IO VDD_PLL3_IO VDD_IO
BLM18PG181SN1 VDD_REF VDD_48 VDD_PCI VDD_PLL3 VDD_SRC VDD_CPU
HOST CLK nostuff
BSEL0 BSEL1 BSEL2
10V
10V
10V
10V
10V
10V
10V
10V
10V
10V
10V
10V
0 0 0 266 MHz
10000nF
10000nF
10000nF
10000nF
4700nF
4700nF
6.3V
6.3V
6.3V
6.3V
0 0 1 333 MHz
100nF
100nF
100nF
100nF
100nF
100nF
100nF
100nF
100nF
100nF
100nF
100nF
10V
10V
0 1 0 200 MHz
0 1 1 400 MHz
g
g
g
C321
C663
C319
C664
C345
C347
C341
C318
C320
C300
C662
C340
C339
C344
C343
C342
C346
C661
1 0 0 133 MHz
1 0 1 100 MHz
1 1 0 166 MHz
un al
un al
un al
1 1 1 RSVD P3.3V
1%
1%
U10
nostuff IDTCV179BNLG
ms nti
ms nti
ms nti
nostuff
10K
10K
19 4
VDD_IO VDD_REF
33 16
VDD_SRC_IO1 VDD_48
R220 33 1% 43 9
CLK3_FM48 nostuff 52
VDD_SRC_IO2 VDD_PCI
23
C R219 33 1% 56
VDD_SRC_IO3 VDD_PLL3 C
R238
R217
CLK3_USB48 VDD_CPU_IO
- This Document can not be used without Samsung's authorization -
27 46
- -
VDD_PLL3_IO VDD_SRC
R218 2.2K 62
CPU1_BSEL0 55
VDD_CPU
CPU1_BSEL1 NC
CPU1_BSEL2 R236 10K 1% CLK3_48MHZ_R CPU0
61
CLK0_HCLK0
8. Block Diagram and Schematic
17 60
USB_FS_A CPU0# CLK0_HCLK0#
R211 33 1% 64
Sa de
Sa de