Text preview for : Quanta_ZYG.pdf part of Quanta Quanta ZYG Quanta Quanta_ZYG.pdf
Back to : Quanta_ZYG.pdf | Home
5 4 3 2 1
EV@ --- GPU
ZYG SYSTEM BLOCK DIAGRAM
only --- iGPU & GPU
MS@ +VCCSA CHARGER
Muxless --- N12P-GS
N12P@ TPS51461 P42 ISL88731A P36
GPU --- N12E-GE
N12E@
GPU --- Special
SP@ GPU CORE PWR 3/5V SYS PWR
settings--- GPS
GPS@ MAX17007AGTI+ P43 RT8223M P37
SKU
BT@ --- BT
D
SKU GPU PWR CPU CORE PWR D
P44 MAX17511GTL+ P38
intel VRAM
+1.8V, DT power
gDDR3 8pcs CPU VCC_GFX
(64*16 / 128*16)
HPA00835RTER P45 MAX17511GTL+ P39
BCLK: 100MHz
DPLL_REF_SSCLK: 120MHz P23~24
THERMAL VTT 1.05V
DDR SYSTEM MEMORY
PROTECTION P46 RT8238A P40
DDR III Dual Channel Sandy Bridge
SO-DIMM A0 1333 MT/s +5V_ADO
SO-DIMM B0 TPS51117RGYR DDR3 PWR
166 MT/s X'TAL P47 RT8207A P41
SO-DIMM A1 (QC) P13, 14,
SO-DIMM B1 (QC) 15, 16
rPGA 989 27.0MHz
(37.5mm X 37.5mm)
PCI-E
X16 nVIDIA GPU
P3,4,5,6 PCIE N12E GE Package GB3-128
FDI DMI
N12P GS Package GB2-128
Optimus (Muxless) P18~P22
C C
FDI interface X4 DMI interface
dGPU LVDS
Muxless LVDS LVDS
Graphics Interfaces
FDI P7 DMI P7 P25
HM65 does not support USB 6 & 7
HDD (SATA) *2
SATA0 6GB/s intel Muxless CRT
dGPU CRT
CRT P25
eSATA/USB
Floating type P27 SATA1 6GB/s
eSATA Buffer dGPU HDMI
Combo Conn. P32
SATA
Muxless HDMI HDMI P26
USB 9 (Debug) P32
6.0 GT/s P7
USB Port x 3 ODD (SATA) SATA5 3GB/s P8
Dual way CougarPoint
USB 3, 11, 12 P32
Zero power ODDP27 SATA USB3.0 Chip
(Debug) PCIe port 2/CLK3 USB charger USB 3.0 Conn .
NEC
3.0 GT/s
UPD720200F1 P33 MAX14566AEP33 USB 1 P33
SATA4 3GB/s PCI-Express
Bluetooth PCI-E
USB 4 P34 USB 2.0 P9
mBGA25mm)989
PCIe port 5/CLK5
B
USB PCIe port 6/CLK1 B
(27mm X
P9 RTC X'TAL Mini Card
CCD WLAN
PCIe port 3/CLK2
P9 32.768KHz
Azalia HDA
P7,8,9,10,11,12 USB 10
USB 8 P25
P8 PCIe port 1/CLKB 1H P28
SPI LPC P8
FingerPrint
USB 2 P34 Realtek Mini Card
IEEE1394 & Giga-LAN GPS
Audio CODEC EC USB 13
ALC669X SPI ROM Media Cardreader RTL8111E
1F/H P28
Detachable P29 P8 WPCE791L JM388A P31 P34 & Daughter Board X'TAL
P35 X'TAL 25MHz
Touchpad 24.576MHz
USB 5 P17
Transformer
Daughter Board
SPI ROM IEEE1394a Card Reader
P35
connector P31 Connector P31
A RJ45 Connector A
Surround Stereo Amp Center Mono Amp Front Audio Amp Sub-Amplifier Daughter Board
(G1453L/ 2W+2W) (G1442/ 2W) & Head phone (TPA3111D1) P32
P30 P29 AN12947A P30 P30
Quanta Computer Inc.
Surround Speaker Center Speaker Speaker S/PDIF SUBWOOFER Line in MIC Jack Int. D-MIC PROJECT : ZYG
K/B CON. Size Document Number Rev
X2 P30 P30 X2 P30 P30 P30 P30 P30 P30 Backlit P34
1A
ZYG Block Diagram
Date: Friday, February 18, 2011 Sheet 1 of 50
5 4 3 2 1
1 2 3 4 5 6 7 8
GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)
+3VPCU VIN +1.8V
MOS PWM VGA_PG (EV only) MOS dGPU_PWROK (EV)
dGPU_PWR_EN dGPU_VRON
AO3404 MAX17007AGTI+ AO3404
A P44 P43 P44 A
+3V_GFX (1.04A) +VGPU_CORE (36A) 1.8V_GFX (0.23A)
PCH
+1.05V_S5 +1.5VSUS
MOS MOS dGPU_PWROK (MS)
AO4468 AO4468
P44 P44
+1.05V_GFX (2.87A) +1.5V_GFX (4.82A)
Power States
CONTROL
POWER PLANE VOLTAGE DESCRIPTION ACTIVE IN
SIGNAL
B VIN +10V~+19V MAIN POWER ALWAYS ALWAYS B
+VCCRTC +3V~+3.3V RTC POWER ALWAYS ALWAYS
+3VPCU +3.3V EC POWER ALWAYS ALWAYS
H_PROCHOT#
+5VPCU +5V CHARGE POWER ALWAYS ALWAYS NTC Thermal
DRAM_RST#
+15V +15V CHARGE PUMP POWER ALWAYS ALWAYS Protection
DDR3 RAM CPU
+3V_S5 +3.3V LAN/BT/POWER S5_ON S0-S5 SYS_SHDN#
PM_THRMTRIP# WIRE-AND 3V/5 V
+5V_S5 +5V USB POWER S5_ON S0-S5 SYS PWR
+5V +5V HDD/ODD/Codec/TP/CRT/HDMI POWER MAINON S0
+1.05V_VTT
1.05 V
DRAM_CTRL_PCH
+3V +3.3V PCH/GPU/Peripheral component POWER MAINON S0
CPU PWR
PM_DRAM_PWRGD
H_PWRGOOD
+1.5VSUS +1.5V DDR3 RAM POWER SUSON S0-S3 IMVP_PWRGD
+SMDDR_REF +0.75V SODIMM Reference Voltage SUSON S0-S3 CPU
CORE PWR
+0.75V_DDR_VTT +0.75V SODIMM Termination POWER MAINON S0 GFX_PWRGD
SYS_PWROK
HW Throttling
WIRE-AND
+1.5V +1.5V MINI CARD/POWER MAINON S0
C C
PROCHOT#_EC
+1.8V +1.8V CPU/PCH POWER MAINON S0
PWROK_EC
+1.05V_S5 +1.05V CPU/SODIMM CORE POWER S5_ON S0-S5
PCH EC CPUFAN#
SMBus 2: PCH
+1.05V_VTT +1.05V CPU VTT POWER MAINON S0 FAN
+1.05V_PCH +1.05V PCH CORE POWER MAINON S0
+VCC_CORE variation CPU CORE POWER VRON S0
dGPU_HOLD_RST# PCI_PLTRST#
+VCC_GFX variation SNB GRAPHIC POWER VR_ON S0
CPU/EC/MiniCard/CardReader/USB3.0
+VCCSA +0.8/0.9V CPU SYSTEM ANGENT AGENT VTT_HWPG S0 GPU
PLTRST# BATT
+1.05V_GFX +1.05V GPU IO/PLL POWER dGPU_PWR_EN Discrete enable
SMBus 3: GPU SMBus 1: Battery
+3V_GFX +3.3V SWITCHABLE PWM IC POWER dGPU_PWR_EN Discrete enable
+VGPU_CORE +0.8125V~+1V GPU CORE POWER dGPU_VRON Discrete enable
+1.5V_GFX +1.5V VRAM CORE POWER VGA_PG Discrete enable
+1.8V_GFX +1.8V GPU_CRE/LVDS/PLL POWER VGA_PG Discrete enable
D D
+5V_ADO +5V AUDIO CODEC AMPLIFIER MAINON S0
+5V_DT +5V DT CHARGING DT_CHG TBD
Quanta Computer Inc.
PROJECT : ZYG
Size Document Number Rev
1A
PWR Status & GPU PWR CRL & THRM
Date: Tuesday, December 14, 2010 Sheet 2 of 50
1 2 3 4 5 6 7 8
5 4 3 2 1
Sandy Bridge Processor (DMI,PEG,FDI)
U28A
PEG_COMP
Sandy Bridge Processor (CLK,MISC,JTAG)
U28B
03
PEG_ICOMPI J22
PEG_ICOMPO J21
B27 H22 A28 CLK_CPU_BCLKP_R 3 4 CLK_CPU_BCLKP 9
7 DMI_TXN0
MISC
CLOCKS
DMI_RX#[0] PEG_RCOMPO BCLK CLK_CPU_BCLKN_R
7 DMI_TXN1 B25 DMI_RX#[1] PEG_RXN[0..15] 18 8 H_SNB_IVB# C26 PROC_SELECT# BCLK# A27 1 2 CLK_CPU_BCLKN 9
A25 R516 *short-4p2r-0404
7 DMI_TXN2 DMI_RX#[2]
B24 K33 PEG_RXN0
7 DMI_TXN3 DMI_RX#[3] PEG_RX#[0]
M35 PEG_RXN1 SKTOCC# AN34
PEG_RX#[1] TP69 SKTOCC#
D B28 L34 PEG_RXN2 A16 CLK_DPLL_SSCLKP_R 3 4 CLK_DPLL_SSCLKP 9
D
7 DMI_TXP0 DMI_RX[0] PEG_RX#[2] DPLL_REF_CLK
B26 J35 PEG_RXN3 A15 CLK_DPLL_SSCLKN_R 1 2 CLK_DPLL_SSCLKN 9
7 DMI_TXP1 DMI_RX[1] PEG_RX#[3] DPLL_REF_CLK#
DMI
A24 J32 PEG_RXN4 R505 *0X2
7 DMI_TXP2 DMI_RX[2] PEG_RX#[4]
B23 H34 PEG_RXN5
7 DMI_TXP3 DMI_RX[3] PEG_RX#[5]
H31 PEG_RXN6 TP_CATERR# AL33 R507 1K_4
PEG_RX#[6] TP28 CATERR#
G21 G33 PEG_RXN7
7 DMI_RXN0 DMI_TX#[0] PEG_RX#[7]
E22 G30 PEG_RXN8 R502 1K_4 +1.05V_VTT
7 DMI_RXN1 DMI_TX#[1] PEG_RX#[8]
THERMAL
F21 F35 PEG_RXN9
7 DMI_RXN2 DMI_TX#[2] PEG_RX#[9]
D21 E34 PEG_RXN10 35 EC_PECI AN33 R8 CPU_DRAMRST# 4
7 DMI_RXN3 DMI_TX#[3] PEG_RX#[10] PECI SM_DRAMRST#
E32 PEG_RXN11
DDR3
MISC
PEG_RX#[11] PEG_RXN12
7 DMI_RXP0 G22 DMI_TX[0] PEG_RX#[12] D33
PEG_RXN13
Close to CPU
7 DMI_RXP1 D22 DMI_TX[1] PEG_RX#[13] D31
PEG_RXN14 R133 56_4 H_PROCHOT#_R SM_RCOMP_0 R18 140/F_4
PCI EXPRESS* - GRAPHICS
7 DMI_RXP2 F20 DMI_TX[2] PEG_RX#[14] B33 35,38 H_PROCHOT# AL32 PROCHOT# SM_RCOMP[0] AK1
C21 C32 PEG_RXN15 PEG_RXP[0..15] 18 A5 SM_RCOMP_1 R418 25.5/F_4
7 DMI_RXP3 DMI_TX[3] PEG_RX#[15] SM_RCOMP[1]
A4 SM_RCOMP_2 R415 200/F_4
PEG_RXP0 SM_RCOMP[2]
PEG_RX[0] J33
L35 PEG_RXP1 10 PM_THRMTRIP# PM_THRMTRIP# AN32
PEG_RX[1] PEG_RXP2 THERMTRIP#
PEG_RX[2] K34
A21 H35 PEG_RXP3
7 FDI_TXN0 FDI0_TX#[0] PEG_RX[3]
H19 H32 PEG_RXP4
7 FDI_TXN1 FDI0_TX#[1] PEG_RX[4]
E19 G34 PEG_RXP5
7 FDI_TXN2 FDI0_TX#[2] PEG_RX[5] PEG_RXP6 AP29 XDP_PRDY#
Intel(R) FDI
7 FDI_TXN3 F18 FDI0_TX#[3] PEG_RX[6] G31 PRDY# TP63
B21 F33 PEG_RXP7 AP27 XDP_PREQ#
7 FDI_TXN4 FDI1_TX#[0] PEG_RX[7] PREQ#
C20 F30 PEG_RXP8
7 FDI_TXN5 FDI1_TX#[1] PEG_RX[8]
D18 E35 PEG_RXP9 AR26 XDP_TCLK
7 FDI_TXN6 FDI1_TX#[2] PEG_RX[9] TCK
PWR MANAGEMENT
PEG_RXP10 AR27 XDP_TMS
JTAG & BPM
7 FDI_TXN7 E17 FDI1_TX#[3] PEG_RX[10] E33 TMS
F32 PEG_RXP11 7 PM_SYNC R141 *short_4 PM_SYNC_R AM34 AP30 XDP_TRST#
PEG_RX[11] PEG_RXP12 PM_SYNC TRST#
PEG_RX[12] D34
A22 E31 PEG_RXP13 C195 *0.1u/10V_4 AR28 XDP_TDI
7 FDI_TXP0