Text preview for : DELL 1450 - Foxconn H830-L.pdf part of Dell DELL 1450 - Foxconn H830-L Dell DELL 1450 - Foxconn H830-L.pdf
Back to : DELL 1450 - Foxconn H830- | Home
5 4 3 2 1
Schematics Page Index (Title / Revision / Change Date)
Page Title of Schematics Page Rev. Date Page Title of Schematics Page Rev. Date
01 Schematics Page Index 1.0 09'0410 36 USB2.0 & e-SATA 1.0 09'0410
02 Block Diagram 1.0 09'0410 37 DB board connector(MB) 1.0 09'0410
03 Penryn(HOST BUS) 1/3 1.0 09'0410 38 PWR BTN & BT & LED DB 1.0 09'0410
04 Penryn(HOST BUS) 2/3 1.0 09'0410 39 Power Design Diagram 1.0 09'0410
D
05 Penryn (Power/Gnd) 3/3 1.0 09'0410 40 DCIN & Battery 1.0 09'0410 D
06 CLOCK GEN 1.0 09'0410 41 MAX8731A_Smart_Charger 1.0 09'0410
07 Cantiga (HOST) 1/7 1.0 09'0410 42 MAX17020 (+3_3V/+5V) 1.0 09'0410
08 Cantiga (DMI) 2/7 1.0 09'0410 43 SYS Power(+1_5V/+1_05V) 1.0 09'0410
09 Cantiga (GRAPHIC) 3/7 1.0 09'0410 44 DDR3 Power(+1_5V/+0_75V) 1.0 09'0410
10 Cantiga (DDRII) 4/7 1.0 09'0410 45 CPU_Vcore---ISL6266A 1.0 09'0410
11 Cantiga (POWER,VCC) 5/7 1.0 09'0410 46 Others power plane 1.0 09'0410
12 Cantiga (VCC CORE) 6/7 1.0 09'0410 47 HOLE 1.0 09'0410
13 Cantiga (VSS) 7/7 1.0 09'0410 48 History (1) 1.0 09'0410
14 DDR3(SO-DIMM_0) 1/2 1.0 09'0410 49 History (2) 1.0 09'0410
15 DDR3(SO-DIMM_1) 2/2 1.0 09'0410 50 History (3) 1.0 09'0410
16 CRT 1.0 09'0410 51
17 LVDS 1.0 09'0410 52
18 HDMI 1.0 09'0410 53
C 19 ICH9-M( PCI/USB ) 1/5 1.0 09'0410 54 C
20 ICH9-M( LPC,IDE,SATA )2/5 1.0 09'0410 55
21 ICH9-M( GPIO) 3/5 1.0 09'0410 56
22 ICH9-M( POWER) 4/5 1.0 09'0410 57
23 ICH9-M( GND) 5/5 1.0 09'0410 58
24 SATA HDD/ODD 1.0 09'0410 59
25 EC+KBC(IT8502E) 1.0 09'0410 60
26 Flash ROM/SPI 1.0 09'0410 61
27 WLAN/WiMAX Mini-PCIECard 1.0 09'0410 62
28 EXPRESS CARD 1.0 09'0410 63
29 BT & CAMERA/Dig MIC CON 1.0 09'0410 64
30 Broadcom LAN(BCM5784M) 1.0 09'0410 65
31 Audio (CODEC & POWER) 1.0 09'0410 66
32 Audio (HP,EXT MIC) 1.0 09'0410 67
33 Audio (SPKR) 1.0 09'0410 68
B B
34 Audio (MUTE) 1.0 09'0410 69
35 FAN/Thermal Sensor / G Sensor 1.0 09'0410 70
Project Code & Schematics Subject: H830-L Main Board_6L
1P-0093200-6010 (NANYA)
1P-0093J00-6010 (IRIS)
PCB P/N:
1P-0093500-6010 (HANNSTAR)
1P-1093200-6010 (NANYA)
BT DB P/N: 1P-1093J03-6010 (IRIS)
1P-1093503-6010 (HANNSTAR)
P. Leader Check by Design by
1P-1093201-6010 (NANYA)
A
LED DB P/N: 1P-1093J01-6010 (IRIS) A
1P-1093502-6010 (HANNSTAR)
1P-1093202-6010 (NANYA) www.dell.com
ALL RIGHTS RESERVED
1P-1093J00-6010 (IRIS) Title Index Page
P/B DB P/N:
1P-1093501-6010 (HANNSTAR) Size Document Number Rev
A3 H830L-1.0 1.0
Date: Wednesday, April 08, 2009 Sheet 1 of 50
5 4 3 2 1
1 2 3 4 5 6 7 8
H830(Montevina UMA)
A A
CPU
Penryn(35W) CK505 X,TAL
SLG8SP513VT 14.318MHZ
LVDS P6
WXGA LVDS
P3 ~ 5
P17
FSB
667/800/1066 MHZ
SO-DIMM 0
RGB 800/1066 MHZ 800/1066 MHZ
P16
North Bridge DDR3 200 pin
Cantiga P14
B HDMI Pericom (GM45) SO-DIMM 1
B
P18 HDMI Level shifterP18 800/1066 MHZ
FCBGA-1329 800/1066 MHZ
P7 ~ 13 DDR3 200 pin
P15
X4 DMI
Int. Speaker TPA6017
(Direct Media Interface) pUSB / eSATA
2 Walt x 2 Amplifier P33
Combo CONN.
TI
P39
Headphone Jack 2 P38 Realtek HDA USB switch P39
2 PCIE
ALC665
Headphone Jack 1 P38 5.1Ch
USB2.0
South Bridge 5 USB2.0
Ext. Mic In Jack P38 USB 2.0
P31 ICH9-M (USB x 11) CONN.X1 P39
PCIE (PCIE x 6) 3SATA 3.0Gb/s
USB 2.0
676 mBGA (SATA x 2)
CONN.X1 P38
P19 ~ 23
Half mini-Card
C USB/Audio Board C
WLAN / WiMax
P27
LPC
Digital Mic SATA
HDD P24 Full mini-Card
CAMERA ITE WWAN(with GPS)
P26
ITE8502E SATA WWAN board
Camera Module P29 ODD P24
LQFP-128 GPIO
GPIO BT P29
P25
MS/SD/MMC/XD Realtek
Keyboard Lid SwitchP29
RTS5159
P43 PWM/TACH P32 BT Board
CardReader P43
Card reader Board PS2
SPI
Express
SMBus 1
Card 34
P28
D
LED D
Thermal Sensor
Broadcom 5784M EMC1422
RJ45 Flash BIOS Power Button Touchpad
DELTA Gigabit LAN FAN BATT CONN (CPU) LED Board
P30 16M bit P36 P38
P30 P35 P26 P40 MSOP-8 P35
www.dell.com
Power switch Board ALL RIGHTS RESERVED
G Sensor Title Block Diagram
ST LIS302DL Size Document Number Rev
Custom H830L-1.0 1.0
P35 Date: Wednesday, April 08, 2009 Sheet 2 of 50
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
1 tpc20 TP10
U20A +1_05VRUN
H_A#3 J4 H1
7 H_A#[3..35] A[3]# ADS# H_ADS# 7
ADDR GROUP 0
H_A#4 L5 E2
A[4]# BNR# H_BNR# 7
H_A#5 L4 G5
A[5]# BPRI# H_BPRI# 7
H_A#6 K5 A[6]#
1
H_A#7 M3 H5
A[7]# DEFER# H_DEFER# 7
H_A#8 N2 F21 R34
A[8]# DRDY# H_DRDY# 7
H_A#9 J1 E1
A[9]# DBSY# H_DBSY# 7
A H_A#10 N3 56_J A
H_A#11 A[10]#
P5 F1 H_BREQ#0 7 0402
2
H_A#12 A[11]# BR0#
P2 A[12]#
CONTROL
H_A#13 L2 D20 H_IERR#
H_A#14 A[13]# IERR#
P4 A[14]# INIT# B3 H_INIT# 20
H_A#15 P1
H_A#16 A[15]#
R1 A[16]# LOCK# H4 H_LOCK# 7
7 H_ADSTB#0 M1 ADSTB[0]# H_CPURST# 7,26
C1 H_CPURST#
7 H_REQ#[4..0] RESET# H_RS#[2..0] 7
H_REQ#0 K3 F3 H_RS#0
H_REQ#1 REQ[0]# RS[0]# H_RS#1
H2 REQ[1]# RS[1]# F4
H_REQ#2 K2 G3 H_RS#2
H_REQ#3 REQ[2]# RS[2]#
J3 REQ[3]# TRDY# G2 H_TRDY# 7
H_REQ#4 L1 REQ[4]#
HIT# G6 H_HIT# 7
H_A#17 Y2 E4
A[17]# HITM# H_HITM# 7
H_A#18 U5
H_A#19 A[18]# XDP_BPM#0 tpc20 TP24
R3 A[19]# BPM[0]# AD4 1
ADDR GROUP 1
H_A#20 W6 AD3 XDP_BPM#1 1 tpc20 TP20
H_A#21 A[20]# BPM[1]# XDP_BPM#2
U4 A[21]# BPM[2]# AD1 ICT_TP
H_A#22 XDP_BPM#3 tpc20 TP23
XDP/ITP SIGNALS
Y5 A[22]# BPM[3]# AC4 1
H_A#23 U1 AC2 XDP_BPM#4 1 tpc20 TP14 +1_05VRUN
H_A#24 A[23]# PRDY# XDP_BPM#5
R4 A[24]# PREQ# AC1
H_A#25 T5 AC5 XDP_TCK
H_A#26 A[25]# TCK XDP_TDI
T3 A[26]# TDI AA6
H_A#27 W2 AB3 XDP_TDO 1 tpc20 TP19 R24 54.9_F 0402
H_A#28 A[27]# TDO XDP_TMS XDP_TDI
W5 A[28]# TMS AB5 1 2
H_A#29 Y4 AB6 XDP_TRST#
H_A#30 A[29]# TRST# DBR# tpc20 TP30 R19 54.9_F 0402
U2 A[30]# DBR# C20 1
B H_A#31 V4 XDP_TMS 1 2 B
H_A#32 A[31]#
W3 A[32]#
H_A#33 AA4 THERMAL R25 54.9_F 0402
H_A#34 A[33]# XDP_BPM#5
AB2 A[34]# 1 2
H_A#35 AA3 D21 PROCHOT#
A[35]# PROCHOT# H_THERMDA R15 54.9_F 0402
7 H_ADSTB#1 V1 ADSTB[1]# THERMDA A24 H_THERMDA 35
B25 H_THERMDC XDP_TCK 1 2
THERMDC H_THERMDC 35
A6 PGP10
20 H_A20M# A20M#
ICH
A5 C7 1 2 R14 54.9_F 0402
20 H_FERR# FERR# THERMTRIP# PM_THRMTRIP# 8,20,25
C4 XDP_TRST# 1 2
20 H_IGNNE# IGNNE#
ST POWER_CLOSE_GAP_0402
H_STPCLK# D5
20 H_STPCLK# STPCLK#
20 H_INTR C6 LINT0 H CLK
20 H_NMI B4 LINT1 BCLK[0] A22 CLK_CPU_BCLK 6
20 H_SMI# A3 SMI# BCLK[1] A21 CLK_CPU_BCLK# 6
TP22 tpc20 1 TP_CPU_RSVD01 M4
TP25 tpc20 TP_CPU_RSVD02 RSVD[01]
1 N5 RSVD[02]
TP13 tpc20 1 TP_CPU_RSVD03 T2
TP18 tpc20 TP_CPU_RSVD04 RSVD[03]
1 V3 RSVD[04]
TP5 tpc20 1 TP_CPU_RSVD05 B2
RESERVED
TP21 tpc20 CPU_TEST7 RSVD[05]
1 C3 RSVD[06]
TP12 tpc20 1 TP_CPU_RSVD07 D2
TP31 tpc20 TP_CPU_RSVD08 RSVD[07]
1 D22 RSVD[08]
TP17 tpc20 1 TP_CPU_RSVD09 D3
TP26 tpc20 TP_CPU_RSVD10 RSVD[09]
1 F6 RSVD[10]
C CPU SOCKET_478P C
FOX_PZ4782A-274M-01
+1_05VRUN
1
+3VRUN R35
68_J
1
0402
2
R284 PROCHOT#
2.2K_J
6
0402 Q30B
D
2
A0205 2 G
S
3
Q30A 2N7002DW-7-F
1
D
D D
25,35,45 OVT_EC#
OVT_EC# 5 G
S
2N7002DW-7-F
4
www.dell.com
ALL RIGHTS RESERVED
Title Penryn (HOST BUS) 1/3
Size Document Number Rev
A3 H830L-1.0 1.0
Date: Friday, April 10, 2009 Sheet 3 of 50
1 2 3 4 5 6 7 8
5 4 3 2 1
U20B
H_D#0 E22 Y22 H_D#32
7 H_D#[63..0] D[0]# D[32]#
D H_D#1 F24 AB24 H_D#33 D
H_D#2 D[1]# D[33]# H_D#34
E26 D[2]# D[34]# V24
H_D#3 G22 V26 H_D#35
D[3]# D[35]#
DATA GRP 0
DATA GRP 0
H_D#4 F23 V23 H_D#36
H_D#5 D[4]# D[36]# H_D#37
G25 D[5]# D[37]# T22
H_D#6 E25 U25 H_D#38
H_D#7 D[6]# D[38]# H_D#39
E23 D[7]# D[39]# U23
H_D#8 K24 Y25 H_D#40
D[8]# D[40]#
DATA GRP 2
H_D#9 G24 W22 H_D#41
H_D#10 D[9]# D[41]# H_D#42
J24 D[10]# D[42]# Y23
H_D#11 J23 W24 H_D#43
H_D#12 D[11]# D[43]# H_D#44
H22 D[12]# D[44]# W25
H_D#13 F26 AA23 H_D#45
H_D#14 D[13]# D[45]# H_D#46
K22 D[14]# D[46]# AA24
H_D#15 H23 AB25 H_D#47
D[15]# D[47]#
7 H_DSTBN#0 J26 DSTBN[0]# DSTBN[2]# Y26 H_DSTBN#2 7
7 H_DSTBP#0 H26 DSTBP[0]# DSTBP[2]# AA26 H_DSTBP#2 7
7 H_DINV#0 H25 DINV[0]# DINV[2]# U22 H_DINV#2 7
H_D#16 N22 AE24 H_D#48
H_D#17 D[16]# D[48]# H_D#49
K25 D[17]# D[49]# AD24
H_D#18 P26 AA21 H_D#50
H_D#19 D[18]# D[50]# H_D#51
R23 D[19]# D[51]# AB22
H_D#20 L23 AB21 H_D#52
D[20]# D[52]#
DATA GRP 1
H_D#21 M24 AC26 H_D#53
H_D#22 D[21]# D[53]# H_D#54
L22 D[22]# D[54]# AD20
H_D#23 M23 AE22 H_D#55
H_D#24 D[23]# D[55]# H_D#56
P25 D[24]# D[56]# AF23
C H_D#25 P23 AC25 H_D#57 C
H_D#26 D[25]# D[57]# H_D#58
Layout Note: P22 D[26]# D[58]# AE21
DATA GRP 3
Zo=55 ohm, 0.5" H_D#27 T24 AD21 H_D#59
+1_05VRUN H_D#28 D[27]# D[59]# H_D#60
max for GTLREF. R24 D[28]# D[60]# AC22
H_D#29 L25 AD23 H_D#61
H_D#30 D[29]# D[61]# H_D#62
T25 D[30]# D[62]# AF22
2
H_D#31 N25 AC23 H_D#63
R288 D[31]# D[63]#
7 H_DSTBN#1 L26 DSTBN[1]# DSTBN[3]# AE25 H_DSTBN#3 7
7 H_DSTBP#1 M26 DSTBP[1]# DSTBP[3]# AF24 H_DSTBP#3 7
1K_F N24 AC20 Layout Note:
7 H_DINV#1 DINV[1]# DINV[3]# H_DINV#3 7
0402 Comp0,2 connect with Zo=27.4 ohm, make trace
1
H_GTLREF COMP0 R290 27.4_F 0402
Place close to CPU TP33 tpc20 1 CPU_TEST1
AD26
C23
GTLREF
MISC
COMP[0] R26
U26 COMP1 R289
2
2 54.9_F
1
1 0402
length shorter then 0.5". Width=18mil(MS)
TEST1 COMP[1] Comp1,3 connect with Zo=55 ohm, make trace
2
ICT_TP CPU_TEST2 D25 AA1 COMP2 R13 2 27.4_F 1 0402
TEST2 COMP[2]
1
R287 C72 TP32 tpc20 1 CPU_TEST3 C24 Y1 COMP3 R12 2 54.9_F 1 0402 length shorter then 0.5". Width=5mil(MS)
0.1U_6.3V_K CPU_TEST4 TEST3 COMP[3]
AF26 TEST4
2K_F 0402_X7R ICT_TP CPU_TEST5 AF1 E5 H_DPRSTP# 8,20,45
2
CPU_TEST6 TEST5 DPRSTP#
0402 A26 B5 H_DPSLP# 20
1
TEST6 DPSLP#
ST DPWR# D24 H_DPWR# 7
B22 D6 H_PWRGD
6 CPU_BSEL0 BSEL[0] PWRGOOD H_PWRGD 20,25,26
B23 D7 H_CPUSLP# H_CPUSLP# 1 tpc20 TP28
6 CPU_BSEL1 BSEL[1] SLP# H_CPUSLP# 7
6 CPU_BSEL2 C21 BSEL[2] PSI# AE6 PSI# 45
Route the TEST3 and TEST5 signals
through a ground referenced Zo = CPU SOCKET_478P
55-ohm trace that ends in a via FOX_PZ4782A-274M-01
that is near a GND via and is
accessible through an oscilloscope
connection. TEST4 and TEST6 and
B