Text preview for : DELL 1749 LA-5154P.pdf part of Dell DELL 1749 LA-5154P Dell DELL 1749 LA-5154P.pdf



Back to : DELL 1749 LA-5154P.pdf | Home

A B C D E




1 1




Compal Confidential
2 2




NAT02 M/B Schematics Document
Intel Arrandale Processor with DDRIII + Ibex Peak-M



3
2009-11-26 3




REV:1.0




4 4




Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2009/09/21 Deciphered Date 2010/09/21 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Cover Page
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
Custom 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
NAT02 M/B LA-5154P Schematic
Date: Thursday, November 26, 2009 Sheet 1 of 49
A B C D E
5 4 3 2 1



Block Diagram Clock Generator
IDT: 9LRS3199AKLFT CPU XDP
Compal confidential Intel SILEGO: SLG8SP587
133MHz
FFS FAN page 06
Model : NAT01 +3VS +5VS Arrandale 133/120/100/96/14.318MHZ to PCH
P.14 +3VS P.14 48MHZ to CardReader page 13
+CPU_CORE (UMA)
+1.1VS_VTT
Processor Memory BUS(DDRIII) DDRIII-DIMM X2
D D
CRT CONN VGA BANK 0, 1, 2, 3, 4 ,5 ,6 ,7 ,8
+5VS P.35 rPGA988A Dual Channel +1.5V P.11,12
1.5V DDRIII 800/1066/1333
page 5,6,7,8,9,10 +0.75VS
6.4G/8.5G/10.6G
LVDS CONN LVDS 100M/133M/166M(CFD)
+LCDVDD
+3.3V_ALW P.35 FDI x8 DMI x4 Right Front Side. To Card-reader
(UMA) 100MHz USB Port X1 subboard
+5V_ALW P.30
DPD 100MHz
DP CONN 1GB/s x4
+5VS P.37
2.7GT/s Right behind side.
USB Port1 X1 To Single USB
DPB 3.3V 48MHz +5V_ALW P.30
USBx14 subboard
HDMI CONN HDMI Intel SATA x 6 100MHz
+5VS P.36 (GEN1 1.5GT/S ,GEN2 3GT/S)
Level Shift Bluetooth
P.36
Ibex Peak-M 3.3V 24MHz
P.30
100MHz HD Audio
PCH Touch Screen
+1.05VS




PCI-Express x 8 (ABD PCIE1 2.5GT/S CKD PCIE1/2 2.5/5GT/S)
C
P.32 C
page 15,16,17 18,19,
20,21,22,23
SPI
To Card-reader subboard P.30
Camera
P.30

8 IN 1 CONN
CardBus LPC BUS SPI ROM x1 Charge USB/E-SATA
+3VS

+3VS
OZ888GS0 +3VS 32Mbit
page 15
Ports X1
IEEE1394 +1.8VS 33MHz port 5 +5VALW P.30



PCI Express BUS
Express Card port 4 port 0 port 1
ENE KBC
P.28
SB3526 E-ODD S-HDD-2 S-HDD-1
KB926QFD3 +3VS
+RTC_CELL
+3VS +5VS P.29 +5VS P.29 +5VS P.29
+3VALW P.31 page 32
B B


RJ45 RTL8111DL To Cap Sensor Azalia Codec AMP
subboard 92HD73C MAX9736A Speaker
+3VALW P.24
SPI +3VS B+ P.26
+VDDA P.25
PCIE3 PCIE2 PCIE1
Int.KBD & Touch Pad AMP Subwoofer
Mini Card 3 Mini Card 2 Mini Card 1 BL P.32 P.32 MAX9736A
TV Tuner WLAN WWAN AMP B+ P.26
+3VS +3VS +3VS MAX4411x2
+1.5VS P.28 +1.5VS P.27 +1.5VS P.27
Flash ROM P.25
P.31
USB[x] USB[x] USB[x] Dig. MIC
16Mx1sector P.30
HeadPhone &
MIC Jack
DC/DC Interface BATT IN VCORE 1.5V/0.75V +3VS P.25
P.33 P.47 P.46 P.44
A A



Power Sequence 1.1VS_VTT CHARGER 3V/5V
P.45 P.41 P.42
Security Classification Compal Secret Data Compal Electronics, Inc.
2009/09/21 2010/09/21 Title
DC IN GFX_Core/1.05V 1.05V/1.8V Issued Date Deciphered Date
Block Diagrams
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
P.40 P.48 P.43 AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
Custom 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
NAT02 M/B LA-5154P Schematic
Date: Thursday, November 26, 2009 Sheet 2 of 49
5 4 3 2 1
A B C D E



SIGNAL
STATE SLP_S1# SLP_S3# SLP_S4# SLP_S5# +VALW +V +VS Clock
Voltage Rails
Full ON HIGH HIGH HIGH HIGH ON ON ON ON

Power Plane Description S1 S3 S5 S1(Power On Suspend) LOW HIGH HIGH HIGH ON ON ON LOW

VIN Adapter power supply (19V) N/A N/A N/A S3 (Suspend to RAM) LOW LOW HIGH HIGH ON ON OFF OFF
B+ AC or battery power rail for power circuit. N/A N/A N/A
1
S4 (Suspend to Disk) LOW LOW LOW HIGH ON OFF OFF OFF 1
+CPU_CORE Core voltage for CPU ON OFF OFF
+VGFX_CORE Core voltage for Graphic ON OFF OFF S5 (Soft OFF) LOW LOW LOW LOW ON OFF OFF OFF
+0.75VS 0.75V switched power rail for DDR terminator ON OFF OFF
+1.05VS 1.05V switched power rail for PCH ON OFF OFF
+1.1VS_VTT 1.1V switched power rail (1.05 for AUB CPU) ON OFF OFF
Board ID / SKU ID Table for AD channel
+1.1VS 1.1V power rail for PCIE of GUP ON OFF OFF
+1.5V 1.5V power rail for DDRIII ON ON OFF
Vcc 3.3V +/- 5%
Ra 100K +/- 1%
+1.5VS 1.5V switched power rail ON OFF OFF
Board ID VGA Rb V AD_BID min V AD_BID typ V AD_BID max
+1.8VS 1.8V switched power rail ON OFF OFF
X00 M96 0 0 V 0 V 0.100 V
+3VALW 3.3V always on power rail ON ON ON*
X01 M96 8.2K +/- 1% 0.216 V 0.250 V 0.289 V
+LAN_IO 3.3V power rail for LAN ON ON ON*
+3VS 3.3V switched power rail ON OFF OFF
X02 M96 18K +/- 1% 0.436 V 0.503 V 0.538 V
MP M96 33K +/- 1% 0.712 V 0.819 V 0.875 V
+5VALW 5V always on power rail ON ON ON*
X00 Madison 56K +/- 1% 1.036 V 1.185 V 1.264 V
+5VS 5V switched power rail ON OFF OFF
X01 Madison 100K +/- 1% 1.453 V 1.650 V 1.759 V
B+_BIAS B+ always on power rail ON ON ON*
X02 Madison 200K +/- 1% 1.935 V 2.200 V 2.341 V
+RTCVCC RTC power ON ON ON
2 MP Madison NC 2.500 V 3.300 V 3.300 V 2


Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.



External PCI Devices
Device IDSEL# REQ#/GNT# Interrupts




USB Port Table BTO Option Table
BTO Item BOM Structure
USB Port Device
EC SM Bus1 address EC SM Bus2 address
0 USB&ESATA
3 3
Device Address Device Address 1 Reader/BD
Smart Battery 0001 011X b WWAN 2 USB board
WLAN 3 WPAN
Express Card 4 WLAN
5 WWAN
6 NC
7 NC
8 Express
Ibex SM Bus address
9 Touch screen
Device Address 10 Bluetooth
11 Camera
Clock Generator 1101 0010b
(9LRS3191AKLFT, SLG8SP585)
DDR DIMM0 1001 000Xb
DDR DIMM1 1001 010Xb
Free Fall Sensor

CPU XDP
4 PCH XDP 4
remove
XDCP_ISL90727 0101 110Xb
XDCP_ISL90728 0111 110Xb


Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2009/09/21 Deciphered Date 2010/09/21 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Notes List
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
NAT02 M/B LA-5154P Schematic
Date: Thursday, November 26, 2009 Sheet 3 of 49
A B C D E
5 4 3 2 1




D
2500mA D
SUSP# TPS51117RGYR
+1.8VS
(PU7)
15000mA
SUSP# ISL6268CAZ-T
+1.1VS_VTT
(PU8)
8881mA
ADAPTER 65000mA
VR_ON SI4800BDY
ISL62883HRZ-T +1.5VS
+CPU_CORE (U25)
(PU13)
15000mA 913mA
GFXVR_PWRGD ISL62881HRZ-T RT9025
B+ +GFX_CORE +1.1VS
(PU22) (PU12)
BATTERY
12800mA ?mA
SYSON ISL6268CAZ-T SUSP# RT9026
+1.5V +0.75VS
(PU10) (PU10)
5700mA
C
SUSP# TPS51117RGYR 0 Ohm C
+1.05VS +1.05VS_CK505
(PU6)
CHARGER
SUSP# TPS51427
(PU5)




+5VALW +3VALW

RUNON USB_EN# EN_EOL# SUSP SUSP

SI4800BDY TPS2062ADR SI3456BDY FBM-11-160808-601-T SI4800BDY
(U22) (U17) (Q3) (L29) (U21)
8400mA
2000mA 160mA 20mA 8677mA
+LAN_IO +EC_AVCC +3VS
B +5VS +5V_CHGUSB EN_EOL# B

VDDEN EN_EOL#
RTL8111DL 0 Ohm SI2310BDS-T1-E3 SI2310BDS
FUSE (U9) +3VS_CK505
+CRT_VCC (Q25) (Q34)
+LAN_VDD 0 Ohm
0 Ohm +DVDD_AUDIO +LCDVDD +3VS_DELAY
+AVDD_AUDIO
0 Ohm
0 Ohm +3V_WLAN
+5VS_KBL
0 Ohm
+3V_WLAN




A A




Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2009/09/21 Deciphered Date 2010/09/21 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Power Rail
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
Custom 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
NAT02 M/B LA-5154P Schematic
Date: Thursday, November 26, 2009 Sheet 4 of 49
5 4 3 2 1
5 4 3 2 1



JCPU1E
JCPU1A R605
B26 PEG_IRCOMP 1 2 49.9_0402_1%~D AJ13 @ PAD T97
PEG_ICOMPI RSVD32 @
A26 AJ12 PAD T98
PEG_ICOMPO R613 RSVD33
<17> DMI_PTX_HRX_N0 A24 DMI_RX#[0] PEG_RCOMPO B27
C23 A25 EXP_RBIAS 1 2 750_0402_1%~D AP25
<17> DMI_PTX_HRX_N1 DMI_RX#[1] PEG_RBIAS RSVD1
B22 AL25 AH25 @ PAD T99
<17> DMI_PTX_HRX_N2 DMI_RX#[2] RSVD2 RSVD34
A21 K35 AL24 AK26 @ PAD T100
<17> DMI_PTX_HRX_N3 DMI_RX#[3] PEG_RX#[0] RSVD3 RSVD35
J34 AL22
PEG_RX#[1] RSVD4
<17> DMI_PTX_HRX_P0 B24 DMI_RX[0] PEG_RX#[2] J33 UMA AJ33 RSVD5 RSVD36 AL26 @ PAD T101
D23 G35 AG9 AR2
<17> DMI_PTX_HRX_P1 DMI_RX[1] PEG_RX#[3] Remove PCIE-16X RSVD6 RSVD_NCTF_37




DMI
DMI
<17> DMI_PTX_HRX_P2 B23 DMI_RX[2] PEG_RX#[4] G32 M27 RSVD7
<17> DMI_PTX_HRX_P3 A22 F34 L28 AJ26
DMI_RX[3] PEG_RX#[5] RSVD8 RSVD38
PEG_RX#[6] F31 <11> H_DIMMA_REF J17 RSVD9 (SA_DIMM_VREF) RSVD39 AJ27
D D
<17> DMI_HTX_PRX_N0 D24 DMI_TX#[0] PEG_RX#[7] D35 <12> H_DIMMB_REF H17 RSVD10(SB_DIMM_VREF)
<17> DMI_HTX_PRX_N1 G24 DMI_TX#[1] PEG_RX#[8] E33 G25 RSVD11
<17> DMI_HTX_PRX_N2 F23 DMI_TX#[2] PEG_RX#[9] C33 G17 RSVD12
<17> DMI_HTX_PRX_N3 H23 D32 E31 AP1
DMI_TX#[3] PEG_RX#[10] RSVD13 RSVD_NCTF_40 @
B32 E30 AT2 PAD T102
PEG_RX#[11] RSVD14 RSVD_NCTF_41
<17> DMI_HTX_PRX_P0 D25 DMI_TX[0] PEG_RX#[12] C31
<17> DMI_HTX_PRX_P1 F24 B28 AT3
DMI_TX[1] PEG_RX#[13] RSVD_NCTF_42
<17> DMI_HTX_PRX_P2 E23 DMI_TX[2] PEG_RX#[14] B30 RSVD_NCTF_43 AR1
<17> DMI_HTX_PRX_P3 G23 DMI_TX[3] PEG_RX#[15] A31