Text preview for : quanta_uw3_WWW.MYCOMP.SU_.pdf part of Quanta quanta uw3 WWW.MYCOMP.SU Quanta quanta_uw3_WWW.MYCOMP.SU_.pdf
Back to : quanta_uw3_WWW.MYCOMP.SU_ | Home
5 4 3 2 1
PCB STACK UP
UW3 Block Diagram 01
6L DDR3 SO-DIMM
LVDS Intel PineView-M DDR3 667MT/s
2GB Max.
D LAYER 1 : TOP 10.1" LCD Panel Micro-FCBGA8 Single Channel 1R*8 or 1R*16
Page 11 D
Raw Card-A or Raw Card-B format
LAYER 2 : SGND Page 16
22 x 22 mm ITP_CLK,ITP_CLK#
XDP
LAYER 3 : IN1 Page 31
CRT TDP~8.5W
LAYER 4 : IN2 Page 3~5
Page 12
LAYER 5 : VCC 32.768KHz
HCLK_CPU,HCLK_CPU#; HCLK_MCH,HCLK_MCH# CLOCK GEN
14.318MHz
DREFSSCLK,DREFSSCLK#; DREFCLK,DREFCLK#
LAYER 6 : BOT DMI x2 9LRS3165
CLK_PCIE_ICH,CLK_PCIE_ICH#
SATA Page 2
x/
USB 2.0
Intel
2.5"HDD/SSD 0,1,2 4 5 6 7 8
u/
C
Page 19 Tigerpoint USB2.0 Card Bluetooth Touch Screen WWAN Webcam
C
12MHz
SYSTEM POWER /WLAN
s
Port x3 Reader
+3VPCU/+5VPCU(RT8206) PAGE 24
p.
Page 21 Page 13 Page 20 Page 22 Page 20 Page 16
DDR 3 SMDDR_VTERM 17 x 17 mm
+0.75VSMVREF/+1.5VSUS(RT8207)
MMAP 360 Balls
om
PAGE 25 Card Reader
Socket SIM Card Socket
Page 13 Page 20
CPU CORE RT8152D
PAGE 26 PCI-Express
TDP~1.5W
yc
SYSTEM CHARGER ISL6251AHAZ-T
PAGE 27 X1 X1 X1 X1
/m
LAN
WWAN
27MHz
GFX CORE(RT9025) PAGE 28 Realtek
B
+1.2V(RT9025) PAGE 29 Page 20 WLAN HD Decoder B
RTL8103EL-VB
+1.5V(RT9025) PAGE 30 10/100
:/
Page 15 Page 20 Page 18
VCCP 1.05V(RT8209A) Page 6~10
PAGE 29 SIM Card
tp
32.768KHz
Page 20
LPC HDA 25MHz
RJ 45
ht
DDRII
Touch Pad Page 22 ENC KBC AUDIO CODEC Page 15
Keyboard 64MByte
IDT
KB3930QF A1 Page 18
92HD79BX
Power SW Page 14 Page 23 Page 17
A A
BIOS FAN HP/MIC
Int SPK Digital MIC
SPI Flash G991 COMBO JACK
PROJECT : UW3
Page 23 Page 22 Page 17 Page 17 Page 17 Quanta Computer Inc.
Size Document Number Rev
NB5 BLOCK DIAGRAM 1A
Date: Thursday, September 02, 2010 Sheet 1 of 32
5 4 3 2 1
A B C D E
C8060 22P/50V_4 CLK_XIN_CK505 3
U8004
X1
60 HCLK_CPU# [3]
+1.05V [3,5,7,10,14,26,29,31]
+3V [3,5,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,30]
+5VPCU [20,21,23,24,25,26,28,29,30] 02
CPUC0
2
CPUT0 61 HCLK_CPU [3] Differential Core clk
Y8000 166MHZ
14.318MHZ/20P/20PPM CPUC1_F 57 HCLK_MCH# [3]
58 HCLK_MCH [3] Differential HOST clk 166MHZ
1
CLK_XOUT_CK505 CPUT1_F
2 X2
C8059 33P/50V_4 44 53 HCLK_ITPN RP8012 4 3 ITP_CLK# [31]
[9] PM_STPCPU# CPU_STOP# CPUC2_ITP/SRCC8 HCLK_ITPP
45 54 *4P2R-S-0 2 1 ITP_CLK [31] Differential ITP clk 166MHZ
PCI_STOP# CPUT2_ITP/SRCT8
SI modify CK505_STPPCI#
[9,11] PCLK_SMB_M 7 SMBCLK 27MHz_NonSS/SRCT1/SE1 24 DREFSSCLK [3]
4 6 25 Differential SSC clk 100MHZ 4
[9,11] PDAT_SMB_M SMBDAT 27MHz_SS/SRCC1/SE2 DREFSSCLK# [3]
CLKEN 63 20 DREFCLK [3]
R23 22_4 CK_PW RGD/PD# DOTT_96/SRCT0
[13] CLK_CR_48 DOTC_96/SRCC0 21 DREFCLK# [3] Differential PLL clk 96MHZ
R8057 22_4 CLK_USB_48_R 17 CLK_PCIE_WWAN [20]
[6] CLK_USB_48 USB_48MHz/FSLA
[3] CPU_BSEL0 R8058 2K/F_4 31
R8075 1K/F_4 CLK_FSB_R SRCT3/CR#_C R8065 *33_4
[3] CPU_BSEL1 64 FSLB/TEST_MODE SRCC3/CR#_D 32 Differential WWAN PCIE clk 100MHZ
CLK_PCIE_WWAN# [20]
R8066 22_4 14M_ICH_R 5 34 CLK_PCIE_DMI [3]
[9] CLK14M_ICH REF0/FSLC/TEST_SEL SRCT4
CPU_BSEL2 R8064 10K/F_4 35 Differential Pine view DMI clk 100MHZ
[3] CPU_BSEL2 SRCC4 CLK_PCIE_DMI# [3]
L1 BLM18PG121SN1/2A/120ohm_6 +VCC3_CK505 116mA 4 47
+3V VDDREF SRCC6 CLK_PCIE_ICH# [6]
C8011 0.1U/10V_4 9 48 CLK_PCIE_ICH [6] Differential TP DMI clk 100MHZ
C8209 C8010 0.1U/10V_4 VDDPCI SRCT6
16 VDD48
C8016 C8001 0.1U/10V_4 23 50 CLK_PCIE_DECODER# [18]
47P/50V_4 4.7U/6.3V_6 C8004 0.1U/10V_4 VDD SRCC7/CR#_E
46 VDDSRC SRCT7/CR#_F 51 CLK_PCIE_DECODER [18] Differential HD Decoder clk 100MHZ
C8009 0.1U/10V_4 62
C8005 0.1U/10V_4 VDDCPU
SRCT9 37 CLK_PCIE_WLAN [20]
SRCC9 38 CLK_PCIE_WLAN# [20] Differential WLAN PCIE clk 100MHZ
L2 BLM18PG121SN1/2A/120ohm_6 +VCCP_CK505 19 41
+1.05V VDD96_IO SRCT10 CLK_PCIE_LAN [15]
C8013 0.1U/10V_4 27 42 CLK_PCIE_LAN# [15] Differential PCIE LAN clk 100MHZ
VDDPLL3_IO SRCC10
x/
C8210 C8012 0.1U/10V_4 33
C8015 C8006 0.1U/10V_4 VDDSRC_IO PCIE_REQ_MINI#_R R8000 475/F_4
43 VDDSRC_IO SRCC11/CR#_G 39 PCIE_REQ_MINI# [20]
47P/50V_4 4.7U/6.3V_6 C8003 0.1U/10V_4 52 40 PCIE_REQ_LAN#_R R8003 475/F_4 PCIE_REQ_LAN# [15]
C8000 0.1U/10V_4 VDDSRC_IO SRCT11/CR#_H
56 VDDCPU_IO CLK_PCIE_SATA [7]
C8002 0.1U/10V_4 28
SRCT2/SATAT R8014 *68/F_4
29 Differential SATA clk 100MHZ
u/
SRCC2/SATAC
3
CLK_PCIE_SATA# [7] 3
PCI0/CR#_A 8
PCI1/CR#_B 10
CLK_USB_48 11 TME R8061 33_4 27 Select
PCI2/TME PCLK_DEBUG [20]
1 12 PCLK_KBC_R R8063 33_4 PIN 20/21 PIN 24/25
s
GNDREF PCI3 PCLK_KBC [23]
15 13 27_SEL PIN13
C8057 10p/50V_4 GNDPCI PCI4/27_Select PCLK_ICH_MP_R R8059 33_4
18 GND48 PCI_F5/ITP_EN 14 PCLK_ICH [8]
p.
22 GND
26 GND * 0 DOT_96 / DOT_96# LCDCLK / LCDCLK#
CLK14M_ICH 30 65
GNDSRC Thermal PAD
36 GNDSRC
49 GNDSRC +3V
1 SRC_0 / SRC_0# 27M / 27M_SS
C8058 10p/50V_4 59 55
om
GNDCPU NC
ITP_EN(PIN14) PIN53/54
CLK_CR_48 PCIE_REQ_MINI# R8056 10K/F_4
ICS9LRS3165BKLFT 0 SRC8#/SRC8
IDT AL003165000 PCIE_REQ_LAN# R8001 10K/F_4
C8202 10p/50V_4
SLG AL8WF581000
* 1 ITP/ITP#
PCLK_DEBUG +3V TME R8162 4.7K/F_4
yc
RTK AL000875000
C8203 *10p/50V_4
R8060 +3V
10K/F_4 27_SEL R8154 4.7K/F_4
PCLK_KBC PCLK_ICH_MP_R R17 10K/F_4
/m
+3V
C8201 10p/50V_4
PM_STPCPU# CPU_BSEL2
2 2
PCLK_ICH R8074
1K/F_4
+3V +5VPCU
:/
C8204 *10p/50V_4 R8023
*0_4/S C8223 100P/50V_4
CLKEN
CLKEN [9]
3
C8224 100P/50V_4
tp
CLK_FSB_R
[26] CLK_PWRGD# 2
C8218 22P/50V_4 R5649
100K/F_4
R8094 Q8004
ht
PCIE_REQ_MINI# 100K/F_4 ME2N7002E
1
C8219 *33P/50V_4
RF PV1
FSC FSB FSA Spread
+3V BSEL2 BSEL1 BSEL0 CPU SRC PCI REF USB DOT %
CLK_USB_48_R
0 0 0 266.66 100 33.33 14.318 48 96 0.5 Down
C8082 *10p/50V_4 R8062
10K/F_4 0 0 1 133.33 100 33.33 14.318 48 96 0.5 Down
RF UW3 DB Close to U8004
0 1 0 200.00 100 33.33 14.318 48 96 0.5 Down
1 1
UW3
0 1 1 166.66 100 33.33 14.318 48 96 0.5 Down
1 0 0 333.33 100 33.33 14.318 48 96 0.5 Down
SI modify
1 0 1 100.00 100 33.33 14.318 48 96 0.5 Down
[9] PM_STPPCI#
PM_STPPCI# R9044 *0_4 CK505_STPPCI#
1 1 0 400.00 100 33.33 14.318 48 96 0.5 Down
PROJECT : UW3
1 1 1 RESERVED
Quanta Computer Inc.
Size Document Number Rev
NB5 Clock Gen 1A
Date: Thursday, September 02, 2010 Sheet 2 of 32
A B C D E
5 4 3 2 1
U8002C
PINEVIEW_M
?
?
[2,5,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,30]
[2,5,7,10,14,26,29,31]
+3V
+1.05V 03
PINEVIEW_M
D12 U8002D
XDP_RSVD_00 REV = 1.1
A7 XDP_RSVD_01 CRT_HSYNC M30 VGA_HSYNC_R R8068 10/F_4
VGA_HSYNC [12]
D6 XDP_RSVD_02 CRT_VSYNC M29 VGA_VSYNC_R R8069 10/F_4
VGA_VSYNC [12] REV = 1.1
C5 XDP_RSVD_03 [16] INT_TXLCLKN U25 LVD_A_CLKM SMI_B E7 H_SMI# [7]
C7 XDP_RSVD_04 CRT_R [12] [16] INT_TXLCLKP U26 LVD_A_CLKP A20M_B H7 H_A20M# [7]
R5501 150/F_4
VGA
C6 XDP_RSVD_05 CRT_RED N31 [16] INT_TXLOUTN0 R23 LVD_A_DATAM_0 FERR_B H6 H_FERR# [7]
D8 XDP_RSVD_06 CRT_GREEN P30 CRT_G [12] [16] INT_TXLOUTP0 R24 LVD_A_DATAP_0 LINT00 F10 H_INTR [7]
ICH
B7 P29 R5502 150/F_4 [16] INT_TXLOUTN1 N26 F11 H_NMI [7]
XDP_RSVD_07 CRT_BLUE LVD_A_DATAM_1 LINT10
A9 XDP_RSVD_08 CRT_IRTN N30 CRT_B [12] [16] INT_TXLOUTP1 N27 LVD_A_DATAP_1 IGNNE_B E5 H_IGNNE# [7]
D OBSFN_C1 D9 R5503 150/F_4 R26 F8 D
XDP_RSVD_09 [16] INT_TXLOUTN2 LVD_A_DATAM_2 STPCLK_B H_STPCLK# [7]
C8 XDP_RSVD_10 [16] INT_TXLOUTP2 R27 LVD_A_DATAP_2
B8 XDP_RSVD_11
R8011 C10 L31 G6 ICH_DPRSTP# [9]
XDP_RSVD_12 CRT_DDC_DATA VGA_DDC_DAT [12] DPRSTP_B
1K/F_4 D10 L30 R8085 2.37K/F_4 LIBG R22 G10
XDP_RSVD_13 CRT_DDC_CLK VGA_DDC_CLK [12] LVD_IBG DPSLP_B H_DPSLP# [9]
LVDS
B11 XDP_RSVD_14 J28 LVD_VBG INIT_B G8 H_INIT# [7]
B10 P28 VGA_IREF R8092 665/F_4 N22 E11
XDP_RSVD_15 DAC_IREF LVD_VREFH PRDY_B XDP_H_PRDY# [31]
B12 XDP_RSVD_16 N23 LVD_VREFL PREQ_B F15 XDP_H_PREQ# [31]
C11 XDP_RSVD_17 DPL_REFCLKINP Y30 DREFCLK [2] [16] L_BKLT_EN L27 LBKLT_EN
DPL_REFCLKINN Y29 DREFCLK# [2] [16] INT_LVDS_PWM L26 LBKLT_CTL
DPL_REFSSCLKINP AA30 DREFSSCLK [2] L23 LCTLA_CLK THERMTRIP_B E13 H_THERMTRIP# [7,14]
DPL_REFSSCLKINN AA31 DREFSSCLK# [2] K25 LCTLB_CLK
EDIDCLK K23
[16] EDIDCLK LDDC_CLK
L11 EDIDDATA K24 R8009 68/F_4
RSVD [16] EDIDDATA LDDC_DATA +1.05V
[16] L_VDD_EN H26 LVDD_EN
PROCHOT_B C18 H_PROCHOT_1# [23,26]
CPUPW RGOOD W1 CPU_PWRGD [9,31]
K29 PM_EXTTS#_1 R8018 *0_4/S
PM_EXTTS#_1/DPRSLPVR PM_DPRSLPVR [9,26]
J30 PM_EXTTS#_0 R8091 10K/F_4
PM_EXTTS#_0 +3V
L5 PNV_PROK R8157 *0_4/S TP_PWROK [9]
PW ROK RSTINB R8095 100/F_4 H_GTLREF
RSTINB AA3 PLT_RST# [9,15,18,20,23,31] GTLREF A13
x/
H27
MISC
VSS
HPL_CLKINN W8 HCLK_MCH# [2]
HPL_CLKINP W9 HCLK_MCH [2] PV-1