Text preview for : ASUS_A6K.pdf part of asus ASUS A6K asus ASUS_A6K.pdf
Back to : ASUS_A6K.pdf | Home
5 4 3 2 1
FILE LIST 01
01_BLOCK DIAGRAM
02_POWER DIAGRAM
FAN THERMAL
A6K
+3.3VS 03_CPU-AMD K8(HOST)
+5VS 08 04_CPU-AMD K8(DDR)
13 DDR TERMINATION 05_CPU-AMD K8(POWER)
06_DDR CON
07 +1.25V
BLOCK
D D
07_DDR BYPASS & BUFFER
36 08_DDR TERMINATOR
09_ SiS756-1(Host/PEI-E)
AMD K8 10_ SiS756-2 (for MuTIOL)
11_ SiS756-3 (GND)
DIAGRAM
DDR DUAL DDR SODIMM
VRAM +VCORE,+2.5V(+2.6V), 12_ SiS756-4 (Power)
06 +2.5V(+2.6V) 13_THERMAL
8Mx32x2 +1.25V, +2.5VS,
+1.2VS 14_LVDS & BACKLIGHT
+1.8FB_VS 15_CRT/TV CONNECTOR
03 04 05 Hyper Screw 16_SIS964L (1) PCI/ZIP/IDE
48 Transport 17_SIS964L (2) LPC/GPIO
Hole 18_SIS964L (3) USB
16 x 16 19_CLOCK-ICS953805BF
LVDS 60 20_LAN-RTL8100CL
14 +3.3VS
LCD +3.3VS, 21_MINIPCI
+1.8P_VS 22_CB1394-R5C593 (1)
CLOCK PCI-E 23_CB1394-R5C593 (2)
GEN TV OUT Nvidia 1x16 SIS 756 24_PCMCIA SOCKET
15
+3.3VS NV44M +3.3VS, +2.5VS,
25_IDE-HDD
26_IDE-ODD
C
RGB 40 +1.8VS,+1.8P_VS, C
15 CRT +1.2VS, 27_KBC-M38857
19 28_SIO-SMSC LPC47N417&BIOS
29_IR & LPT_PORT
41 42 43 44 45 46 47
EAR 30_Discharge circuit
09 10 11 12 31_CODEC-ALC650
32_AUDIO AMP
MUTIOL LINK SECONDARY IDE 33_MIC
AUDIO AMP AC'97 +5VS 34_MDC & RJ45 & RJ11
35_USB
CODEC AC97 36_BT-UGPZ5
+3.3VS,+5VS +3.3VS,+5VS IDE 26 37_FAN&Audio DJ
38_FUNCTION KEY
Ultra 39_PWR & RESET SEQ
32 31 SIS 964L ATA100 PRIMARY IDE 40_PCMCIA Debug MUX
41_PCI-E AC Coupling
+5VS
MIC 2.9W
42_NV44 PEX I/F
43_NV44 Strapping
MDC
+3.3VS,+3.3V 25 44_NV44 VGA/TV OUT
45_NV44 LVDS I/F
LINE 46_NV44 Spread Spectrum
IN 34 +3.3VS,+1.8SB_VS, 47_NV44 FB I/F (A)
48_NV44 FB I/B (C)
DEBUG
B B
+3.3VAUX,
PCI +1.8VAUX LPC 49_VRAM(1)
PORT 50_Vcore
51_1.25V&1.2V
16 17 18 52_2.5V&1.8V
21 24 53_SYSTEM
54_LOAD SWITCH
1394 MINIPCI LAN
55_CHARGER
56_PIC16C54
CARDBUS USB 2.0 57_BATLOW/SD#
+1.8V,+3.3V +3.3VS,+3.3V SIR
+3.3VAUX +5VS +3.3VAUX KBC SIO 58_VGA CORE
+3.3V
59_SCREWHOLE
60_POWER SEQUENCE
22 23 21 20 +3.3V +5V,+5VS +3.3V
61_GPIO SETTING
USB X4 62_SECOND SOURCE
+5V 27 28 29 63_Revision(1)
PCMCIA 64_Revision(2)
+3.3V,+5V 35
+12V
PRINTER
24 +5VS
PORT
A
SYSTEM Function SSID/SVID
A
Key 29
POWER KEYBOARD LAN:1045/1043
+3.3V
MDC:1826/1043
37 CardBUS:1894/1043 Title : BLOCK DIAGRAM
49 50 51 52 53 54 55 56 57 1394:1897/1043 ASUSTek COMPUTER INC. NB6 Engineer: Brad Lu
Size Project Name Rev
Custom A6K 1.0
Date: Thursday, March 03, 2005 Sheet 1 of 64
5 4 3 2 1
5 4 3 2 1
A/D_VIN
LM4040BIM +2.5VREF
A/D_DOCK_IN TPC8107 (500uA)
(Regulator)
+5VCHG (100mA)
78L05
FD6JK3TP SWITCH
(Regulator) +5VLCM
D
+5VO (20mA) (F02JK2E) D
+5V SWITCH
(2.7A)
+5VO +5VS
SUSC#_PWR (6.0A) SUSB# (3.3A)
+3.3VAUX
(0.3A)
+3VO +3.3V
AUX_ON (3.8A) SUSC# (1.4A)
+1.8VAO +1.8VAUX +3.3VS
SI9183 (0.05A) SUSB# (2.1A)
TPS51020
+5VAO +5VA
(0.05A)
C +3VAO +3VA C
SI9183 (0.02A)
(0.06A) +12VO +12V
SUSC# (0.05A)
MIC5235BM5
+12VS
AC_BAT_SYS +2.5V SUSB# (0.01A)
SUSC#_PWR (4.0A)
+2.5VO +2.5VS
(4.54A) SUSB# (0.035A)
MAX8743EEI +1.8V
(0.35A)
(6.2A) +1.8VO +1.8VS
SUSB# (1.25A)
+1.8FB_VS
(1.4A)
VLDT_ON
+1.2VO +1.2VS +1.8P_VS
LM358ADR (0.5A) (0.85A)
B
+1.2P_VS +1.8SB_VS B
(1.3A) SUSB# (0.55A)
SUSC#_PWR
+1.25VO +1.25V
RT9173ACL5 (0.5A)
A/D_VIN SHUT_DOWN#
CORE_ON Power
BAT_S Signal BAT_IN#_OC
COREFB, COREFB#, AVID0-AVID4
Circuit
+VCORE TS ACIN_OC
MAX1544ETL (25A)
+VCORE_PG AC_APR_UC
SUSB#_PWR
MAX1844EEP NVVDD TS#
(8.5A) SUSB# PIC16C54B/C CHG EN
AC_APR_UC CHG LED
A SMC_BAT PWR LED A
PIC + MB39A119 BAT SMD_BAT BAT_LLOW
(Charger)
Title : POWER DIAGRAM
TPC8107 ASUSTek COMPUTER INC. NB6 Engineer: Louis_Lin
Size Project Name Rev
Custom A6K 1.0
Date: Thursday, March 03, 2005 Sheet 2 of 64
5 4 3 2 1
5 4 3 2 1
drivering strength +1.25V
7 MEMD[0..63]
1 R64 2
+2.5V SWAP FOR LAYOUT
1
1
34.8Ohm RP1A
GND 1 RP1B C683 C624
680Ohm5
1 R61 2 2 RP1C
680Ohm10
5 4.7UF/6.3V 4.7UF/6.3V
3 680Ohm5
10 RP1D
2
2
34.8Ohm 4 RP1E
+1.2VS +1.2VS 680Ohm10
5
6 680Ohm5
10 RP1F
+1.25V 7 RP1G GND
680Ohm5
10
AG12K8_MEM_VREF
8 680Ohm10
5 RP1H
D14 CPU_MEMZN
C14 CPU_MEMZP
MEMD51
MEMD52
MEMD53
MEMD54
MEMD55
MEMD56
MEMD57
MEMD58
MEMD59
MEMD60
MEMD61
MEMD62
MEMD63
U50A +1.25V
9 680Ohm5
10
B27 V_HT0_A0
CLAWHAMMER
V_HT0_B0 AF25 10
SEC 1 OF 5
D B29 V_HT0_A1 V_HT0_B1 AE28 D
LDT
1
1
C26 V_HT0_A2 V_HT0_B2 AF29
1
1
C602 C28 AG26 C78 GND
V_HT0_A3 V_HT0_B3
AG16
AG10
C137 C681
AH16
AE13
AF16
0.1UF D25 AG28 4.7U
AJ17
V_HT0_A4 V_HT0_B4
C11
C13
C17
D17
A10
A11
A15
A17
B11
A12
B15
A16
A18
B17
C7
N3
N1
U3
N2
U1
U2
D27 AH27
A6
B9
V1
P1
0.22UF/10V 0.22UF/10V
2
2
V_HT0_A5 V_HT0_B5 U50B
D29 AH29
2
2
GND V_HT0_A6 V_HT0_B6 GND D8
MEMZP
MEMZN
MEMVREF1
VTT_SENSE
MEMDATA[51]
MEMDATA[52]
MEMDATA[53]
MEMDATA[54]
MEMDATA[55]
MEMDATA[56]
MEMDATA[57]
MEMDATA[58]
MEMDATA[59]
MEMDATA[60]
MEMDATA[61]
MEMDATA[62]
MEMDATA[63]
VTT_A1
VTT_A2
VTT_A3
VTT_A4
VTT_B1
VTT_B2
VTT_B3
VTT_B4
MEMRESET#
MEMCHECK[7]
MEMCHECK[6]