Text preview for : X51C_T12C.pdf part of asus X51C T12C asus X51C_T12C.pdf
Back to : X51C_T12C.pdf | Home
5 4 3 2 1
X51C Main BD. R1.0 BLOCK DIAGRAM
CLOCK GEN.
D
ICS9LPR363CGLF-T D
Merom CPU PAGE 29
FAN + Thermal sensor
478B uFCPGA
PAGE 3,4 PAGE 50
FSB 800 MHz
LVDS
PAGE 46 SiS307ELV
TV 167 BGA
PAGE 45 PAGE 25
SiSM672 DDR2 667MHz DDR-II
SO-DIMM X 2
PAGE 7,8,9
CRT 847 TEBGA
PAGE 45 PAGE
10,11,12,13,14,15,16
C
DMI *4 MiniCard New Card C
WLAN Conn. Conn
PCIE *4 PAGE 53 PAGE 43
GMAC
Azalia SiS968 ATTANSIC F001 GigaLAN
MDC PAGE 33,34
POWER
PAGE 34,35
RLT8201BL-10/100 VCORE
LPC PAGE 80
PCI
ALC660 570 TEBGA PAGE 34,35
SYSTEM
PAGE PAGE 81
PAGE 36 20,21,22,23,24 1394
PAGE 42
IO_1.5VS_1.05VS
CardBus PAGE 82
B
RICOH R5C832 Card B
TPM PAGE 40, 41 Reader IO_DDR_VTT
PAGE 83
SATA Bus
Module PAGE 42
IDE Bus
PAGE 62
IO_1.25VS
CardBus CardBus PAGE 84
RICOH R5C841 SHUTDOWN
T/P PAGE 64 PAGE 65 PAGE 87
PAGE 32
CHARGER
CIR EC PAGE 88
ITE8512 Bluetooth DETECT
PAGE 32 PAGE 61
PAGE 90
SATA NEW CARD
PAGE 43
USB2.0 Bus * 8 LOAD SWITCH
PAGE 30,31,32
HDD CMOS Camera PAGE 91
PAGE 51
PAGE 46
A USB PORT X 4 PROTECT A
IDE PAGE 52
PAGE 92
FINGER PRINTER
ODD Title : BLOCK DIAGRAM
PAGE 51 PAGE 63
ASUSTeK COMPUTER INC Engineer: Hawk / Kaxidy
Size Project Name Rev
Custom T12C 1.1
Date: Tuesday, March 04, 2008 Sheet 1 of 94
5 4 3 2 1
5 4 3 2 1
Reset 6 Power On
PWRSW#_EC
SWITCH
IC
PM_SUSC#
EC_RST#
D PM_SUSB# D
2
+5VA 9
AC_BAT_SYS 1 7 PM_PWRBTN# SLP_S3#
+3VA_EC
+3VA EC
+3VA_EC 5 PM_RSMRST# SiS968 SLP_S4# 8
IT8511E
3 VSUS_ON
VRMPWRGD
EC_CLK_EN
15 PWROK
+3VSUS 4 VSUS_GD#
+5VSUS
SUSC_EC#
SUSB_EC1#
+12VSUS
PLT_RST#
H_PWRGD
C
10 18 C
ALL_SYSTEM_PWRGD
18
SUSC_EC#
+1.8V
+3V
+5V
+12V 19
CPU_PWRGD
H_CPURST#
12 17 SiSM672 Merom
ICH8_PWROK
PWROK
14
+0.9VS
B
+1.5VS 16 B
+1.25VS
CLK_PWRGD
+2.5VS CLK
11 +3VS Gen.
+5VS CLK_PWRGD asserted when both
SUSB_EC1#
+12VS PM_SUSB# and VRM_PWRGD are
high.
+1.2VS
Delay 13 CPU_VRON Power On Sequence
99ms
+VCORE
1 19
A A
Title : PowerOn sequence
ASUSTeK COMPUTER INC Engineer: Hawk / Kaxidy
Size Project Name Rev
Custom T12C 1.1
Date: Monday, August 13, 2007 Sheet 2 of 94
5 4 3 2 1
5 4 3 2 1
H_D#[63:0]
10 H_D#[63:0]
+VCCP_CPU +VCCP_CPU 4
H_A#[35:3]
10 H_A#[35:3]
+3VS +3VS 7,8,11,20,21,22,23,25,29,30,32,36,37,40,41,42,43,44,45,46,50,51,53,57,62,63,64,80,91,92
D D
H_REQ#[4:0]
10 H_REQ#[4:0]
U0301B
1 T0319 TPC26T H_D#0 E22 AA23 H_D#32
U0301A T0320 TPC26T H_D#1 D[0]# D[32]# H_D#33
1 F24 D[1]# D[33]# AB24
H_A#3 J4 H1 H_D#2 E26 V24 H_D#34
A[3]# ADS# H_ADS# 10 +VCCP_CPU D[2]# D[34]#
H_A#4 L4 E2 H_D#3 H22 V26 H_D#35
A[4]# BNR# H_BNR# 10 D[3]# D[35]#
H_A#5 M3 G5 H_D#4 F23 W25 H_D#36
DATA GRP 2
A[5]# BPRI# H_BPRI# 10 D[4]# D[36]#
DATA GRP 0
H_A#6 K5 H_D#5 G25 U23 H_D#37
H_A#7 A[6]# R0324 +VCCP_CPU H_D#6 D[5]# D[37]# H_D#38
M1 A[7]# DEFER# H5 H_DEFER# 10 E25 D[6]# D[38]# U25
ADDR GROUP 0
ADDR GROUP 0
H_A#8 N2 F21 56Ohm H_D#7 E23 U22 H_D#39
A[8]# DRDY# H_DRDY# 10 D[7]# D[39]#
H_A#9 H_D#8 H_D#40
H_A#10
J1
N3
A[9]# DBSY# E1 H_DBSY# 10 @ R0309 H_D#9
K24
G24
D[8]# D[40]# AB25
W22 H_D#41
H_A#11 A[10]# H_D#10 D[9]# D[41]# H_D#42
P5 A[11]# BR0# F1 H_BR0# 10 56Ohm J24 D[10]# D[42]# Y23
H_A#12 P2 H_D#11 J23 AA26 H_D#43
H_A#13 A[12]# H_IERR# H_D#12 D[11]# D[43]# H_D#44
L1 A[13]# IERR# D20 H26 D[12]# D[44]# Y26
H_A#14 P4 B3 H_D#13 F26 Y22 H_D#45
CONTROL
A[14]# INIT# H_INIT# 21 D[13]# D[45]#
H_A#15 P1 H_D#14 K22 AC26 H_D#46
H_A#16 A[15]# R0322 @ 56Ohm H_D#15 D[14]# D[46]# H_D#47
R1 A[16]# LOCK# H4 H_LOCK# 10 +VCCP_CPU H25 D[15]# D[47]# AA24
10 H_ADSTB#0 L2 ADSTB[0]# 10 H_DSTBN#0 H23 DSTBN[0]# DSTBN[2]# W24 H_DSTBN#2 10
RESET# B1 H_CPURST# 10 10 H_DSTBP#0 G22 DSTBP[0]# DSTBP[2]# Y25 H_DSTBP#2 10
1
H_REQ#0 K3 F3 C0302 J26 V23
REQ[0]# RS[0]# H_RS#0 10 10 H_DINV#0 DINV[0]# DINV[2]# H_DINV#2 10
H_REQ#1 H2 F4 0.1UF/10V
REQ[1]# RS[1]# H_RS#1 10
H_REQ#2 K2 G3 X7R
H_RS#2 10
2
H_REQ#3 REQ[2]# RS[2]# @ H_D#16 H_D#48
J3 REQ[3]# TRDY# G2 H_TRDY# 10 N22 D[16]# D[48]# AC22
H_REQ#4 L5 H_D#17 K25 AC23 H_D#49
REQ[4]# GND H_D#18 D[17]# D[49]# H_D#50
HIT# G6 H_HIT# 10 P26 D[18]# D[50]# AB22
H_A#17 Y2 E4 H_D#19 R23 AA21 H_D#51
C A[17]# HITM# H_HITM# 10 D[19]# D[51]# C
H_A#18 U5 H_D#20 L25 AB21 H_D#52
A[18]# D[20]# D[52]#
DATA GRP 1
H_A#19 R3 AD4
1 T0326 TPC26T H_D#21 L22 AC25 H_D#53
DATA GRP 3
A[19]# BPM[0]# D[21]# D[53]#
ADDR GROUP 1
ADDR GROUP 1
H_A#20 W6 AD3 XDP_BPM#1 H_D#22 L23 AD20 H_D#54
H_A#21 A[20]# BPM[1]# T0323 TPC26T H_D#23 D[22]# D[54]# H_D#55
U4 A[21]# BPM[2]# AD1
1 M23 D[23]# D[55]# AE22
XDP/ITP SIGNALS
H_A#22 Y5 AC4
1 T0301 TPC26T H_D#24 P25 AF23 H_D#56
H_A#23 A[22]# BPM[3]# H_PRDY# 1 T0302 TPC26T H_D#25 D[24]# D[56]# H_D#57
U2 A[23]# PRDY# AC2 P22 D[25]# D[57]# AD24
H_A#24 R4 AC1 H_PREQ# +VCCP_CPU H_D#26 P23 AE21 H_D#58
H_A#25 A[24]# PREQ# H_TCK H_D#27 D[26]# D[58]# H_D#59
T5 A[25]# TCK AC5 T24 D[27]# D[59]# AD21
H_A#26 T3 AA6 H_TDI H_D#28 R24 AE25 H_D#60
H_A#27 A[26]# TDI H_TDO H_D#29 D[28]# D[60]# H_D#61
W3 A[27]# TDO AB3 L26 D[29]# D[61]# AF25
2
H_A#28 W5 AB5 H_TMS H_D#30 T25 AF22 H_D#62
H_A#29 A[28]# TMS H_TRST# R0315 H_D#31 D[30]# D[62]# H_D#63 Comp0,2 connect with Zo=27.4 ohm,
Y4 A[29]# TRST# AB6 N24 D[31]# D[63]# AF26
H_A#30 W2 C20 H_DBR# 1KOhm M24 AD23 make trace length shorter than 0.5".
A[30]# DBR# 10 H_DSTBN#1 DSTBN[1]# DSTBN[3]# H_DSTBN#3 10
H_A#31 Y1 1% N25 AE24 Comp 1,3 connect with Z0=55 ohm,
A[31]# 10 H_DSTBP#1 DSTBP[1]# DSTBP[3]# H_DSTBP#3 10
10 H_ADSTB#1 V4 D21 H_PROCHOT_S# Zo=55 ohm, 0.5" max
10 H_DINV#1 M26 AC20 H_DINV#3 10 make trace length shorter than 0.5".
1
T0321 ADSTB[1]# PROCHOT# for GTLREF DINV[1]# DINV[3]#
1 THERMDA A24 CPU_THRM_DA 50
TPC26T A6 A25 GTL_REF AD26 R26 H_COMP0 R0311 1 2 27.4Ohm 1%
21 H_A20M# A20M# THERMDC CPU_THRM_DC 50 GTLREF COMP[0]
1
HCLK THERM
A5 C0301 MISC U26 H_COMP1 R0312 1 2 54.9Ohm 1%
21 H_FERR# FERR# COMP[1]
2
C4 C7 0.1UF/10V U1 H_COMP2 R0313 1 2 27.4Ohm 1%
21 H_IGNNE# IGNNE# THERMTRIP# PM_THRMTRIP# 21,30 COMP[2]
X7R R0316 R0317 2 H_COMP3
@ 1% 1 1KOhm C26 V1 R0314 1 2 54.9Ohm 1%
2
2KOhm TEST1 COMP[3]
21 H_STPCLK# D5 STPCLK# T0303 TPC26T 1% R0318 2
21 H_INTR C6
B4
LINT0
A22
1
@ 1% 1 51.1Ohm D25 TEST2 DPRSTP# E5
B5
H_DPRSTP# 21,80
GND
21 H_NMI CLK_CPU_BCLK 29 H_DPSLP# 21
1
LINT1 BCLK[0] GND DPSLP# H_DPWR#
21 H_SMI# A3 SMI# BCLK[1] A21 CLK_CPU_BCLK# 29 DPWR# D24 H_DPWR# 10
T0322 1TPC26T B22 D6 H_PWRGD
29 CPU_BSEL0 BSEL[0] PWRGOOD
H_A#32 AA1 1 T0304 TPC26T GND B23 D7
A[32]# 29 CPU_BSEL1 BSEL[1] SLP# H_CPUSLP# 21
H_A#33 AA4 T22 1 T0307 TPC26T C21 AE6
A[33]# RSVD13 29 CPU_BSEL2 BSEL[2] PSI# PM_PSI# 80
H_A#34 AB2 A2 GND
H_A#35 A[34]# VSS5 CELERON_220
AA3 A[35]#
TPC26T T0317 1 M4 D2 1 T0313 TPC26T
RESERVED
TPC26T T0318 RSVD10 RSVD6 T0316 TPC26T +VCCP_CPU
B 1 N5 RSVD11 RSVD9 F6 1 B
TPC26T T0324 1 T2 D3 1 T0315 TPC26T GND
TPC26T T0325 RSVD12 RSVD8 T0309 TPC26T
1 V3 RSVD14 RSVD2 C1 1
1
TPC26T T0308 1 B2 AF1 1 T0306 TPC26T
TPC26T T0312 RSVD1 TEST3 T0314 TPC26T R0325
1 C3 RSVD5 RSVD7 D22 1
@ C23 1 T0310 TPC26T 56Ohm