Text preview for : SONY VAIO MS80 - REV 0.1.rar part of Sony SONY VAIO MS80 - REV 0.1 Sony Notebook SONY VAIO MS80 - REV 0.1.rar



Back to : SONY VAIO MS80 - REV 0.1. | Home

5 4 3 2 1



Schematics Page Index (Title / Revision / Change Date)
Page Title of Schematics Page Rev. Date Page Title of Schematics Page Rev. Date
01 Schematics Page Index 0.1 20061016 36 SYSPWR(+1_5VRUN/+1_05VRUN) 0.1 20061016
02 Block Diagram 0.1 20061016 37 DDR2PWR(+1_8V_SUS/+0_9VRUN) 0.1 20061016
03 Yonah(HOST BUS) 1/2 0.1 20061016 38 VHCORE(ISL6262) 0.1 20061016
D D
04 Yonah(HOST BUS) 2/3 0.1 20061016 39 RUN POWER/DELAYED PGOOD 0.1 20061016
05 Yonah(Power/Gnd) 3/3 0.1 20061016 40 +12VRUN(MAX8546EUB+) 0.1 20061016
06 CALISTOGA (HOST) 1/7 0.1 20061016 41 CLOCK GEN 0.1 20061016
07 CALISTOGA (DMI) 2/7 0.1 20061016 42 IR/RF/LED/HOLE 0.1 20061016
08 CALISTOGA (GRAPHIC) 3/7 0.1 20061016 43 History (EVT) 0.1 20061016
09 CALISTOGA (DDRII) 4/7 0.1 20061016 44 POWER Sequence 0.1 20061016
10 CALISTOGA (POWER,VCC) 5/7 0.1 20061016
11 CALISTOGA (VCC CORE) 6/7 0.1 20061016
12 CALISTOGA (VSS) 7/7 0.1 20061016
13 DDRII(SO-DIMM_0) 1/3 0.1 20061016
14 DDRII(SO-DIMM_1) 2/3 0.1 20061016
C
15 DDRII(Termination) 3/3 0.1 20061016 C
16 CRT 0.1 20061016
17 HDMI Silicon 1390 0.1 20061016
18 HDMI Microcontroller 0.1 20061016
19 ICH7-M( PCI/USB ) 1/5 0.1 20061016
20 ICH7-M( LPC,IDE,SATA )2/5 0.1 20061016
21 ICH7-M( GPIO) 3/5 0.1 20061016
22 ICH7-M( POWER) 4/5 0.1 20061016
23 ICH7-M( GND) 5/5 0.1 20061016
24 SATA HDD/CD-ROM/DEBUGPORT 0.1 20061016
25 Mini_Card 0.1 20061016
26 HWMONITOR/FAN/HWPROTECT 0.1 20061016
B 27 MINIPCI_TV_TUNER 0.1 20061016 B

28 PCI (PCI BUS/CARDBUS) 0.1 20061016
29 PCI ( ILINK) 0.1 20061016
30 PCI (MS-DUO/MDC) 0.1 20061016
31 USB2.0 0.1 20061016
32 LAN 0.1 20061016
33 Power Design Diagram 0.1 20061016
34 DCIN 0.1 20061016
35 SYSPWR(+3VALW/+5VALW) 0.1 20061016 P. Leader Check by Design by




A A




PCB P/N: 1P-106A100-40SB FOXCONN HON HAI PRECISION IND. CO., LTD.
Title
CPBG - R&D Division

Index Page
Size Document Number Rev
Project Code & Schematics Subject: MS80 Main Board Custom MS80-1-04 0.1

Date: Tuesday, October 17, 2006 Sheet 1 of 44
5 4 3 2 1
5 4 3 2 1




MS80 Bolck diagram
D D




CPU Processor Clock Gen.
9LPR321BKLF
Yonah,Celeron-M,Merom
P.41



P.3-5
FSB
533/667 MHz

CRT Conn RGB
P.16 SO-DIMM
North Bridge 533/667 MHz 533/667 MHz
HDMI SDVO
HDMI Conn DDC SIL1390 Calistoga DDRII RAM
Intel 10/100
SYSTEM DC/DC
P.17 P.17 Pulse
P13-15 SC411MLTRT P.35
Ethernet H0068NLT RJ45
SMBus 82562GT P.32
P.6-12 P.32
INPUTS OUTPUTS
uC-SST89V54 P.32
C DC_OUT +5VALW C
P.18
DC_OUT +3VALW
X4 DMI
(Direct Media Interface)
USB 2.0 SYSTEM DC/DC
CONN.X2 MAX8743 P.36
HD Audio LCI
PCIE X 1 Mini-Card CONN INPUTS OUTPUTS
MIC IN
REAR IO BD WLAN 802.11a/b/g DC_OUT
+1_5VRUN
USB2.0 P.25 +1_05VRUN
HP OUT
DDRII DC/DC
P.42 USB 2.0 SC486 P.37
SPDIF OUT South Bridge USB2.0 +1_8VSUS
CONN.X2 DC_OUT
IR braster P.42 ICH7-M Internal
P.31 +0_9VRUN


SATA USB(CEC) CPU DC/DC
ISL6262
MS_Duo_Pro PCI BUS P.38
Slot P.30 TI PCI8402ZHK P.29-33
CardBus INPUTS OUTPUTS
3.5" SATA
SD/MMC Slot CardReader CIR REMOTE
P.30 HDD
B
i.LINK P.24 BOARD P.42 CONTROL DC_OUT VHCORE
B




i-Link SPI PATA
1394 P.29 P.28-30 HDD DC/DC
RF Receiver
RF I/F Keyboard MAX8546 P.40
BOARD
Flash BIOS ODD CONN P.42 + INPUTS OUTPUTS
8Mbits P.24 OIDE
DC_OUT +12VRUN
P.19
Composite In Mini-PCI
AUDIO L IN TV-Tuner SMB Channel 1 MAX1616
AUDIO R IN P.34
RF-IN P.27
INPUTS OUTPUT

CPU/2nd HW MONITOR Pure H/W Thermal Shotdown DC_IN MAX1616_LDO
EMC6D103S-CZC-TR Max6509
FAN P.26
(CPU/SYS)
P.26
P.26


A A




FOXCONN HON HAI PRECISION IND. CO., LTD.
Title
CPBG - R&D Division

Block Diagram (All)
Size Document Number Rev
0.1
C
MS80-1-04
Date: Tuesday, October 17, 2006 Sheet 2 of 44
5 4 3 2 1
1 2 3 4 5 6 7 8




1 30MIL TP1
U1A
H_A#3 J4 H1 +1_05VRUN
A[3]# ADS# H_ADS# 6
H_A#4 L4 E2
A[4]# BNR# H_BNR# 6
H_A#5 M3 G5
A[5]# BPRI# H_BPRI# 6
H_A#6 K5 A[6]#




1
ADDR GROUP 0
H_A#7 M1 H5
A[7]# DEFER# H_DEFER# 6
H_A#8 N2 F21 R1
6 H_A#[31..3] A[8]# DRDY# H_DRDY# 6
H_A#9 J1 E1
A[9]# DBSY# H_DBSY# 6
H_A#10 N3 56_J
H_A#11 A[10]#
A P5 F1 H_BREQ#0 6 0402 A




2
H_A#12 A[11]# BR0#
P2 A[12]#
H_A#13 L1 D20 H_IERR#




CONTROL
H_A#14 A[13]# IERR#
P4 A[14]# INIT# B3 H_INIT# 20
H_A#15 P1
H_A#16 A[15]#
R1 A[16]# LOCK# H4 H_LOCK# 6
6 H_ADSTB#0 L2 ADSTB[0]# H_CPURST# 6
6 H_REQ#[4..0] RESET# B1 H_RS#[2..0] 6
H_REQ#0 K3 F3 H_RS#0
H_REQ#1 REQ[0]# RS[0]# H_RS#1
H2 REQ[1]# RS[1]# F4
H_REQ#2 K2 G3 H_RS#2 +1_05VRUN
H_REQ#3 REQ[2]# RS[2]#
J3 REQ[3]# TRDY# G2 H_TRDY# 6
H_REQ#4 L5 0402 150_F R2
REQ[4]# XDP_TDI
HIT# G6 H_HIT# 6 2 1
H_A#17 Y2 E4
A[17]# HITM# H_HITM# 6
H_A#18 U5 0402 39_J R3
H_A#19 A[18]# XDP_BPM#0 XDP_TMS
R3 A[19]# BPM[0]# AD4 1 30MIL TP2 2 1




ADDR GROUP 1
H_A#20 W6 AD3 XDP_BPM#1 1
A[20]# BPM[1]# 30MIL TP3
H_A#21 U4 AD1 XDP_BPM#2 1
A[21]# BPM[2]# 30MIL TP4
H_A#22 Y5 AC4 XDP_BPM#3 1
A[22]# BPM[3]# 30MIL TP5
H_A#23 U2 AC2 XDP_BPM#4 1




XDP/ITP SIGNALS
A[23]# PRDY# 30MIL TP6
H_A#24 R4 AC1 XDP_BPM#5 1 H_THERMDA
A[24]# PREQ# 30MIL TP7
H_A#25 T5 AC5 XDP_TCK 0402 27_J R4
H_A#26 A[25]# TCK XDP_TDI XDP_TCK
T3 A[26]# TDI AA6 1 2




1
H_A#27 W3 AB3 XDP_TDO 1 30MIL TP8 C1
H_A#28 A[27]# TDO XDP_TMS NC_2200P_50V_K_B 0402 680_J R5
W5 A[28]# TMS AB5
H_A#29 Y4 AB6 XDP_TRST# 0402 XDP_TRST# 2 1




2
H_A#30 A[29]# TRST# DBRESET# 30MIL TP9
W2 A[30]# DBR# C20 1
H_A#31 Y1 H_THERMDC close to cpu
B A[31]# PROCHOT# B
6 H_ADSTB#1 V4 ADSTB[1]# PROCHOT# D21 Debug port not used .




THERM
A24 H_THERMDA
THERMDA H_THERMDA 26 resistors close to CPU.
A6 A25 H_THERMDC
20 H_A20M# A20M# THERMDC H_THERMDC 26
20 H_FERR# A5 FERR#
C4 C7 PM_THRMTRIP#
20 H_IGNNE# IGNNE# THERMTRIP# PM_THRMTRIP# 7,20
Layout note: R6
1 0_J 2 H_STPCLK#_R D5
no stub on 20 H_STPCLK# STPCLK#
0402 C6
20 H_INTR LINT0
H_STPCLK# B4 A22




H CLK
20 H_NMI LINT1 BCLK[0] CLK_CPU_BCLK 41
20 H_SMI# A3 SMI# BCLK[1] A21 CLK_CPU_BCLK# 41
1 TP_A32# AA1
TP10 30MIL RSVD[01]
1 TP_A33# AA4 T22 TP_EXTBREF 1
TP11 30MIL RSVD[02] RSVD[12] 30MIL TP12
1 TP_A34# AB2
TP13 30MIL RSVD[03]
1 TP_A35# AA3
TP14 30MIL RSVD[04]
TP_A36# TP_SPARE0




RESERVED
TP15 30MIL 1 M4 RSVD[05] RSVD[13] D2 1 30MIL TP16
1 TP_A37# N5 F6 TP_SPARE1 1
TP17 30MIL RSVD[06] RSVD[14] 30MIL TP18
1 TP_A38# T2 D3 TP_SPARE2 1
TP19 30MIL RSVD[07] RSVD[15] 30MIL TP20
1 TP_A39# V3 C1 TP_SPARE3 1
TP21 30MIL RSVD[08] RSVD[16] 30MIL TP22
1 TP_APM0# B2 AF1 TP_SPARE4 1
TP23 30MIL RSVD[09] RSVD[17] 30MIL TP24
1 TP_APM1# C3 D22 TP_SPARE5 1
TP25 30MIL RSVD[10] RSVD[18] 30MIL TP26
C23 TP_SPARE6 1
RSVD[19] 30MIL TP27
1 TP_HFPLL B25 C24 TP_SPARE7 1
TP28 30MIL RSVD[11] RSVD[20] 30MIL TP29
CPU_478P
PZ4782A-2743-01
A#[32-39], APM#[0-1]:
Leave escape routing
C on for future C

functionality



ICH7M's GPIO12: VIL---> -0.5V ~ 0.8V
VIH---> 2.0V ~ 3.3+0.5V
YONAH's PROCHOT#: VIL---> -0.1V ~ 0.3*VCCP
+1_05VRUN
VIH---> 0.7*VCCP ~ VCCP+0.1
1




+3VRUN
R8 If PROCHOT# is routed between
56_F CPU,IMVP and MCH, pull-up
0402 resistor has to be 75 ohm +-5%
1




2




R10 PROCHOT#
6




2.2K_J
0402 D1
2




A0205 2
G1
S1 Q3A
3




2N7002SPT
1




D2


D 38 VR_TT# 5 D
G2 Q3B
S2
R2087
2N7002SPT
4




21,26 OVT_HM# 1 2

0_J
0402 FOXCONN HON HAI PRECISION IND. CO., LTD.
Title
CPBG - R&D Division

Yonah (HOST BUS) 1/3
Size Document Number Rev
A3 0.1
MS80-1-04
Date: Tuesday, October 17, 2006 Sheet 3 of 44
1 2 3 4 5 6 7 8
5 4 3 2 1




D D




U1B
H_D#0 E22 AA23 H_D#32
H_D#1 D[0]# D[32]# H_D#33
F24 D[1]# D[33]# AB24
H_D#2 E26 V24 H_D#34
H_D#3 D[2]# D[34]# H_D#35
H22 D[3]# D[35]# V26
H_D#4 F23 W25 H_D#36
D[4]# D[36]#




DATA GRP 0
H_D#5 H_D#37




DATA GRP 2
G25 D[5]# D[37]# U23
H_D#6 E25 U25 H_D#38
6 H_D#[63..0] H_D#7 D[6]# D[38]# H_D#39
E23 D[7]# D[39]# U22
H_D#8 K24 AB25 H_D#40
H_D#9 D[8]# D[40]# H_D#41
G24 D[9]# D[41]# W22
H_D#10 J24 Y23 H_D#42
H_D#11 D[10]# D[42]# H_D#43
J23 D[11]# D[43]# AA26
H_D#12 H26 Y26 H_D#44
H_D#13 D[12]# D[44]# H_D#45
F26 D[13]# D[45]# Y22
H_D#14 K22 AC26 H_D#46
H_D#15 D[14]# D[46]# H_D#47
H25 D[15]# D[47]# AA24
6 H_DSTBN#0 H23 DSTBN[0]# DSTBN[2]# W24 H_DSTBN#2 6
6 H_DSTBP#0 G22 DSTBP[0]# DSTBP[2]# Y25 H_DSTBP#2 6
C
6 H_DINV#0 J26 DINV[0]# DINV[2]# V23 H_DINV#2 6 C



H_D#16 N22 AC22 H_D#48
H_D#17 D[16]# D[48]# H_D#49
K25 D[17]# D[49]# AC23
H_D#18 P26 AB22 H_D#50
H_D#19 D[18]# D[50]# H_D#51
R23 D[19]# D[51]# AA21
H_D#20 L25 AB21 H_D#52
H_D#21 D[20]# D[52]# H_D#53
L22 AC25




DATA GRP 1
D[21]# D[53]#




DATA GRP 3
H_D#22 L23 AD20 H_D#54
H_D#23 D[22]# D[54]# H_D#55
M23 D[23]# D[55]# AE22
H_D#24 P25 AF23 H_D#56
H_D#25 D[24]# D[56]# H_D#57
P22 D[25]# D[57]# AD24
H_D#26 P23 AE21 H_D#58
H_D#27 D[26]# D[58]# H_D#59
+1_05VRUN T24 D[27]# D[59]# AD21
H_D#28 R24 AE25 H_D#60
H_D#29 D[28]# D[60]# H_D#61
L26 D[29]# D[61]# AF25
H_D#30 T25 AF22 H_D#62
D[30]# D[62]#
2




H_D#31 N24 AF26 H_D#63
R11 D[31]# D[63]#
6 H_DSTBN#1 M24 DSTBN[1]# DSTBN[3]# AD23