Text preview for : Sony VGN-FE(MBX-152)- .rar part of Sony Sony VGN-FE(MBX-152)- Sony Notebook Sony VGN-FE(MBX-152)- .rar
Back to : Sony VGN-FE(MBX-152)- .ra | Home
5 4 3 2 1
Schematics Page Index (Title / Revision / Change Date)
Page Title of Schematics Page Rev. Date Page Title of Schematics Page Rev. Date
01 Schematics Page Index 0.30 20060511 36 Flash ROM/XBUS 0.40 20060612
02 Block Diagram 0.30 20060511 37 Mini-PCIE Card 0.30 20060511
03 Yonah(HOST BUS) 1/2 0.30 20060511 38 FAN/HW THERMAL PROTECT 0.30 20060511
D D
04 Yonah(HOST BUS) 2/3 0.30 20060511 39 EXPRESS/CAM/OIDE 0.30 20060511
05 Yonah(Power/Gnd) 3/3 0.30 20060511 40 AUDIO(CODEC & POWER) 0.30 20060511 Value MS50/GM MS50/PM MS30/GM MS30/PM
06 CALISTOGA (HOST) 1/7 0.30 20060511 41 AUDIO( AMP & HP & SPK) 0.30 20060511 MS30_ V V
07 CALISTOG (DMI) 2/7 0.30 20060511 42 AUDIO( EXTMIC&LINE IN) 0.30 20060511
08 CALIST (GRAPHIC) 3/7 0.30 20060511 43 AUDIO (MUTE & INTMIC) 0.30 20060511 MS50_ V V
09 CALISTOGA (DDRII) 4/7 0.30 20060511 44 AUDIO( EQ ) 0.30 20060511 CA_ V V
10 CALIST (POWER,VCC) 5/7 0.30 20060511 45 AEC 0.30 20060511
11 CALIST (VCC CORE) 6/7 0.30 20060511 46 PCI (PCI BUS) / TV-Tuner 0.30 20060511 NV_ V V
12 CALIST (VSS) 7/7 0.30 20060511 47 PCI ( ILINK) 0.30 20060511 NC_ V V V V
13 DDRII(SO-DIMM_0) 1/3 0.30 20060511 48 PCI (MS-DUO/MDC) 0.30 20060511
14 DDRII(SO-DIMM_1) 2/3 0.30 20060511 49 PCI ( PCMCIA) 0.30 20060511
C
15 DDRII(Termination) 3/3 0.30 20060511 50 USB2.0 0.40 20060612 C
16 VGA(PCI-E/STRAP) 1/8 0.30 20060511 51 LAN (1/2) 0.30 20060511
17 VGA(PCI-E/STRAP) 2/8 0.30 20060511 52 LAN (2/2) 0.30 20060511
18 VGA(GDDR) 3/8 0.30 20060511 53 Power Design Diagram 0.30 20060511
19 VGA(POWER) 4/8 0.30 20060511 54 Charger (MAX1909) 0.30 20060511
20 VGA(POWER) 5/8 0.30 20060511 55 DCIN&BATTIN 0.30 20060511
21 VGA(POWER) 6/8 0.30 20060511 56 SYSPWR(+3VALW/+5VALW) 0.40 20060511
22 VGA(MULTIUSE) 7/8 0.30 20060511 57 SYSPWR(+1_5VRUN/+1_05VRUN) 0.40 20060511
23 VGA(LVDS/VDAC ) 8/8 0.30 20060511 58 DDR2PWR(+1_8V_SUS/+0_9VRUN) 0.40 20060511
24 VRAM(GDDR) 1/4 0.30 20060511 59 VHCORE(MAX8771) 0.40 20060511
25 VRAM(GDDR) 2/4 0.30 20060511 60 Others power plan 0.40 20060612
26 VRAM(POWERBYPASS) 3/4 0.30 20060511 61 OVP protection 0.30 20060511
B 27 VRAM(POWERBYPASS) 4/4 0.30 20060511 62 VGA POWER(VGACORE&IO) 0.40 20060612 B
28 LVDS 0.30 20060511 63 CLOCK GEN 0.40 20060612
29 ICH7-M( PCI/USB ) 1/5 0.30 20060511 64 HOLE/DB CONNS 0.40 20060612
30 ICH7-M( LPC,IDE,SATA )2/5 0.30 20060511 65 CRT 0.30 20060511
31 ICH7-M( GPIO) 3/5 0.30 20060511 66 History (EVT) 0.30 20060511
32 ICH7-M( POWER) 4/5 0.30 20060511 67 History (DVT/PVT/MP) 0.40 20060612
33 ICH7-M( GND) 5/5 0.30 20060511
34 SATA HDD/CD-ROM 0.30 20060511
35 EC+KBC 0.40 20060612 P. Leader Check by Design by
A
__-_______-__SA A
PCB P/N: __-_______-__SA
__-_______-__SA FOXCONN HON HAI PRECISION IND. CO., LTD.
Title
CPBG - R&D Division
Index Page
Size Document Number Rev
Project Code & Schematics Subject: MS31/51 Main Board Custom MS51(MBX-152) 0.30
Date: Thursday, July 27, 2006 Sheet 1 of 67
5 4 3 2 1
http://laptop-motherboard-schematic.blogspot.com/
5 4 3 2 1
SYSTEM DC/DC
MBX-152(CALISTOGA PM/GM+Gfx Block Diagram MAX8734A P.56
INPUTS OUTPUTS
+5VALW
+5VALW_LDO
DCBATOUT
+3VALW
+ECVCC
D D
GDDR3 Video RAM Clock Gen. SYSTEM DC/DC
16Mx32bx4pcs P.24-27 n-VIDIA
CPU Processor MAX8743
9LPR321BKLF
19" SXGA+ G72M / G73M Yonah,Celeron-M,Merom INPUTS OUTPUTS
P.63
Panel +1_5VRUN
P.28 DCBATOUT +1_05VRUN
P.16-23
P.3-5
15.4"WXGA SC486
Panel FSB +1_8VSUS
533/667 MHz DCBATOUT
+0_9VRUN
P.28
SO-DIMM
CRT Conn PCIE X16 533/667 MHz
P.65 North Bridge CPU DC/DC
533/667 MHz DDRII RAM MAX8771
Line In Jack LVDS Calistoga P13-15 Marvell 10/100
P.59
P.42 Pulse
CRT Ethernet INPUTS OUTPUTS
Head Phone JACK H0068NLT RJ45
P.41 P.6-12 88E8036
P.52
P.51 DCBATOUT VHCORE
C
Mic In Jack C
P.43
X4 DMI
AEC (Direct Media Interface) Mini-Card
VP1020 WLAN 802.11a/b/g
Int.MIC P.45 AMP DC/DC
P.43 CXD9872K P.37
PCIE X 1 MAX668 P.60
Int. Speaker LM4991LD X2 EQ Audio Codec PCIE X 1
Amplifier RC4580 TPS2231 INPUTS OUTPUTS
3.0 Watt x 2 PCIE X 1 Express Card
P.41 P.41 P.44 P.40
Power SW +5VALW +12VRUN
P.39
P.39
MDC 1.5 HD Audio
RJ11 South Bridge USB2.0 USB 2.0
Modem SYSTEM DC/DC
CONN.X4
P.48 ICH7-M P.50 SC1470/GMT966
(external VGA Core)
SATA P.63
CAM(0.3M)
TPS2220
PCMCIA Conn. PCI BUS IDE ATA P.39 INPUTS OUTPUTS
Power SW P.49 TI PCI8412ZHK
P.49
P.29-33
CardBus CIR DCBATOUT PEX_VDD
MS_Duo_Pro CardReader +1_5VRUN NV_VDD
B
Slot P.48 i.LINK PATA ODD P.64 B
P.34
SD/MMC Slot
P.48 2.5" SATA MAXIM CHARGER
HDD RF Receiver MAX1909 P.54
i-Link P.46 LPC P.34
1394 P.47 P.39 INPUTS OUTPUTS
ENE KB3910SFC1 3.5" SATA
HDD RF I/F Keyboard AD+
BT+
S-Video In EC+KBC P.34 OIDE DCBATOUT
Composite In Mini-PCI +
+
RCA L In TV-Tuner OIDE
P.39 Keyboard
RCA R In PS/2 x2
RF-IN P.46 P.39
P.35
PS/2
SMB Channel 2 Touch Pad
SMB Channel 1
XBUS
MS30
A
CPU Thermal Sensor Thermal Sensor Pure H/W Thermal Shotdown A
MS50 BATT CONN. Lid Switch Flash BIOS
FAN F75384M F75383M Max6509 P.38
COMMON P.55 & LED 8Mbits (CPU/NB) (VGA/DDR So-DIMM)
P.36 P.38
P.37 P.38 P.22
MODULE
FOXCONN HON HAI PRECISION IND. CO., LTD.
Title
CPBG - R&D Division
Block Diagram (All)
http://laptop-motherboard-schematic.blogspot.com/
Size Document Number Rev
0.30
C
MS51(MBX-152)
Date: Thursday, July 27, 2006 Sheet 2 of 67
5 4 3 2 1
1 2 3 4 5 6 7 8
1 30MIL TP127
U1A
H_A#3 J4 H1 +1_05VRUN
A[3]# ADS# H_ADS# 6
H_A#4 L4 E2
A[4]# BNR# H_BNR# 6
H_A#5 M3 G5
A[5]# BPRI# H_BPRI# 6
H_A#6 K5 A[6]#
1
ADDR GROUP 0
H_A#7 M1 H5
A[7]# DEFER# H_DEFER# 6
H_A#8 N2 F21 R407
6 H_A#[31..3] A[8]# DRDY# H_DRDY# 6
H_A#9 J1 E1
A[9]# DBSY# H_DBSY# 6
H_A#10 N3 56_J
H_A#11 A[10]#
A P5 F1 H_BREQ#0 6 0402 A
2
H_A#12 A[11]# BR0#
P2 A[12]#
H_A#13 L1 D20 H_IERR#
CONTROL
H_A#14 A[13]# IERR#
P4 A[14]# INIT# B3 H_INIT# 30
H_A#15 P1
H_A#16 A[15]#
R1 A[16]# LOCK# H4 H_LOCK# 6
6 H_ADSTB#0 L2 ADSTB[0]# H_CPURST# 6
6 H_REQ#[4..0] RESET# B1 H_RS#[2..0] 6
H_REQ#0 K3 F3 H_RS#0
H_REQ#1 REQ[0]# RS[0]# H_RS#1
H2 REQ[1]# RS[1]# F4
H_REQ#2 K2 G3 H_RS#2 +1_05VRUN
H_REQ#3 REQ[2]# RS[2]#
J3 REQ[3]# TRDY# G2 H_TRDY# 6
H_REQ#4 L5 0402 150_J R417
REQ[4]# XDP_TDI
HIT# G6 H_HIT# 6 2 1
H_A#17 Y2 E4
A[17]# HITM# H_HITM# 6
H_A#18 U5 0402 39_J R416
H_A#19 A[18]# XDP_BPM#0 XDP_TMS
R3 A[19]# BPM[0]# AD4 1 30MIL TP119 2 1
ADDR GROUP 1
H_A#20 W6 AD3 XDP_BPM#1 1
A[20]# BPM[1]# 30MIL TP120
H_A#21 U4 AD1 XDP_BPM#2 1
A[21]# BPM[2]# 30MIL TP138
H_A#22 Y5 AC4 XDP_BPM#3 1
A[22]# BPM[3]# 30MIL TP121
H_A#23 XDP_BPM#4
XDP/ITP SIGNALS
U2 A[23]# PRDY# AC2 1 30MIL TP140
H_A#24 R4 AC1 XDP_BPM#5 1 H_THERMDA
A[24]# PREQ# 30MIL TP135
H_A#25 T5 AC5 XDP_TCK 0402 27_J R418
H_A#26 A[25]# TCK XDP_TDI XDP_TCK
T3 A[26]# TDI AA6 1 2
1
H_A#27 W3 AB3 XDP_TDO 1 30MIL TP131 C3
H_A#28 A[27]# TDO XDP_TMS NC_2200P_50V_K_B 0402 680_J R415
W5 A[28]# TMS AB5
H_A#29 Y4 AB6 XDP_TRST# 0402 XDP_TRST# 2 1
2
H_A#30 A[29]# TRST# DBRESET# 30MIL TP115
W2 A[30]# DBR# C20 1
H_A#31 Y1 H_THERMDC close to cpu
B A[31]# PROCHOT# B
6 H_ADSTB#1 V4 ADSTB[1]# PROCHOT# D21 Debug port not used .
THERM
A24 H_THERMDA
THERMDA H_THERMDA 38 resistors close to CPU.
A6 A25 H_THERMDC
30 H_A20M# A20M# THERMDC H_THERMDC 38
30 H_FERR# A5 FERR#
C4 C7 PM_THRMTRIP#
30 H_IGNNE# IGNNE# THERMTRIP# PM_THRMTRIP# 7
Layout note: R419
1 0_J 2 H_STPCLK#_R D5
no stub on 30 H_STPCLK# STPCLK#
0402 C6
30 H_INTR LINT0
H CLK
H_STPCLK# 30 H_NMI B4 LINT1 BCLK[0] A22 CLK_CPU_BCLK 63
30 H_SMI# A3 SMI# BCLK[1] A21 CLK_CPU_BCLK# 63
1 TP_A32# AA1
TP139 30MIL RSVD[01]
1 TP_A33# AA4 T22 TP_EXTBREF 1
TP122 30MIL RSVD[02] RSVD[12] 30MIL TP113
1 TP_A34# AB2
TP132 30MIL RSVD[03]
1 TP_A35# AA3
TP123 30MIL RSVD[04]
TP_A36# TP_SPARE0
RESERVED
TP126 30MIL 1 M4 RSVD[05] RSVD[13] D2 1 30MIL TP133
1 TP_A37# N5 F6 TP_SPARE1 1
TP117 30MIL RSVD[06] RSVD[14] 30MIL TP118
1 TP_A38# T2 D3 TP_SPARE2 1
TP125 30MIL RSVD[07] RSVD[15] 30MIL TP128
1 TP_A39# V3 C1 TP_SPARE3 1
TP124 30MIL RSVD[08] RSVD[16] 30MIL TP134
1 TP_APM0# B2 AF1 TP_SPARE4 1
TP130 30MIL RSVD[09] RSVD[17] 30MIL TP137
1 TP_APM1# C3 D22 TP_SPARE5 1
TP129 30MIL RSVD[10] RSVD[18] 30MIL TP114
C23 TP_SPARE6 1
RSVD[19] 30MIL TP116
1 TP_HFPLL B25 C24 TP_SPARE7 1 +ECVCC
TP112 30MIL RSVD[11] RSVD[20] 30MIL TP111
CPU_478P FOX_PZ47823-2743-01
1
A#[32-39], APM#[0-1]: R96
Leave escape routing 47K_J
C on for future 0402 C
2
functionality
RESET#_KBC 35
3
D
1
C46
ICH7M's GPIO12: VIL---> -0.5V ~ 0.8V 1 Q3 0.1U_16V_M_B
7,16,29,31,34,35,36,37,39,51 PLT_RST# G
VIH---> 2.0V ~ 3.3+0.5V S 2N7002EPT 0402
2
YONAH's PROCHOT#: VIL---> -0.1V ~ 0.3*VCCP
2
+1_05VRUN
VIH---> 0.7*VCCP ~ VCCP+0.1 A0202
+3VRUN +1_05VRUN
1
3