Text preview for : HP_Pavilion_DV4000_leopard2_0711_05202.rar part of HP HP Pavilion DV4000 leopard2 0711 05202 HP HP_COMPAQ HP_DV4000 HP_Pavilion_DV4000_leopard2_0711_05202.rar
Back to : HP_Pavilion_DV4000_leopar | Home
A B C D E
SYSTEM DC/DC
CLK GEN
3 Leopard2 Block Diagram Project code: 91.4C701.001
PCB P/N : 48.4C701.011
42
INPUTS
TPS5130
OUTPUTS
ICS954206 4,5
REVISION : 05202 -1 1D8V_S3
Mobile CPU DCBATOUT 5V_S3
3V_AUX
4 Dothan 4
31 DDRII*2 11,12 SYSTEM DC/DC
1394 45 MAX8743
Conn
INPUTS OUTPUTS
Host BUS DDR-SDRAM16,17
27,28 400/533MHz HY5DS573222F-28 1D05V_S0
29 28 DCBATOUT
PCMCIA Power PCI 7411 1D2V_VGA_S0
6,7,8,9,10 19
1 SLOT Switch 13,14,15 LVDS LCD
TPS2220A CARDBUS
1394 Alviso VGA MAXIM CHARGER
SD/MS 29 SD/MS/MMC/SM
18
6 in 1 SVIDEO/COMP TVOUT 40 MAX8725
Card Slost
PEG ATI M26P
INPUTS OUTPUTS
RGB CRT CRT BT+
3
DMI I/F 18V 4.0A 3
34 100MHz DCBATOUT
Mini-PCI DAUGHTER BOARD 5V 100mA
802.11a/b/g BLUE THUMB
21,22,23,24
31 30,31 USB 2.0 USB x 2 CPU DC/DC
RJ45 USB x 2 35 41
10/100 RTL8100C PCI BUS
MAX1907
CONN
26 INPUTS OUTPUTS
P EIDE HDD
ICH6-M VCC_CORE
35
31 DCBATOUT
RJ11 MODEM AC97-LINK DVD/ 26 0.844~1.3V
MDC Card S EIDE 27A
CONN CD-RW
26
PCI EXPRESS/ USB2.0
2 MIC IN18 31
EXPRESSCARD
PCB LAYER 2
AC'97 CODEC
AD1981B LPC Bus
L1: Signal 1
L2: GND
LINE OUT L3: Signal 2
33 36 LPC 38 26
OP AMP 18 KBC Power
G1420B
Docking NS97551
Debug
Switch
L4: Signal 3
Conn TPS2231
L5: VCC
DAUGHTER BOARD
L6: Signal 4
L7: GND
35 37 37 25 38
Comsumer Touch Int. Thermal FlashRom
L8: Signal 5
IR Pad KB & Fan 4Mb
G768D (512kB)
1 1
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
Block Diagram
Size Document Number Rev
A3 -1
Leopard2
Date: Monday, July 11, 2005 Sheet 1 of 47
A B C D E
A B C D E
ICH6-M Integrated Pull-up
and Pull-down Resistors ICH6-M EDS 14308 0.8V1
Power name description
5V_S0= 5 Voltage power up on system work(S0 state)
ACZ_BIT_CLK, DPRSLP#, EE_DIN,
5V_S3= 5 Voltage suspend to RAM(S3 state)
EE_DOUT, EE_CS, GNT[5]#/GPO[17],
ICH6 internal 20K pull-ups 5V_S5= 5 Voltage soft off(S5 state)
4 GNT[6]#/GPO[16], LDRQ[1]/GPI[41], 4
3D3V_S0= 3.3 Voltage power up on system work(S0 state)
LAD[3:0]#/FB[3:0]#, LDRQ[0],
3D3V_S3= 3.3 Voltage suspend to RAM(S3 state)
PME#, PWRBTN#, TP[3]
3D3V_S5= 3.3 Voltage soft off(S5 state)
LAN_RXD[2:0] ICH6 internal 10K pull-ups LVDDR_2D8V= 2.8 Voltage power up on system work(S0 state)
1D8V_S3= 1.8 Voltage suspend to RAM(S3 state)
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ICH6 internal 20K pull-downs
2D5V_S0= 2.5 Voltage power up on system work(S0 state)
ACZ_SDOUT,ACZ_BITCLK, DPRSLPVR,
SPKR
VCC_CORE_S0= CPU VID Voltage power up on system work(S0 state)
USB[7:0][P,N] ICH6 internal 15K pull-downs 1D5V_VCCA_S0= 1.5 Voltage power up on system work(S0 state)
1D5V_S0= 1.5 Voltage power up on system work(S0 state)
DD[7], SDDREQ ICH6 internal 11.5K pull-downs
1D5V_S5= 1.5 Voltage soft off(S5 state)
LAN_CLK ICH6 internal 100K pull-downs DDR_VREF= 0.9 Voltage power up on system work(S0 state)
1D2V_VGA_S0= 1.2 Voltage power up on system work(S0 state) for VGA
VRAM_VDDQ= 1.8 Voltage power up on system work(S0 state) for VRAM
3 3
1D05V_S0= 1.05 Voltage power up on system work(S0 state)
ICH6-M IDE Integrated Series CORE_GMCH_S0= 1.05 Voltage power up on system work(S0 state) for ALVISO core power
Termination Resistors VCCP_GMCH_S0= 1.05 Voltage power up on system work(S0 state)for ALVISO BUSIO power
DD[15:0], DIOW#, DIOR#, DREQ,
approximately 33 ohm
DDACK#, IORDY, DA[2:0], DCS1#,
DCS3#, IDEIRQ
PCI RESOURCE TABLE
2 2
DEVICE IDSEL PCI IRQ REQ# / GNT#
Mini-PCI AD21 P_INTE# REQ0#/GNT0#
(CARBUS)P_INTG#
Cardbus Controller (1394)P_INTF#
AD22 (CARD READER)P_INTG# REQ1#/GNT1#
TI7411
LAN AD23 P_INTE# REQ2#/GNT2#
Blue Thumb AD24
1 1
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
ITP
Size Document Number Rev
A3
Leopard2 -1
Date: Wednesday, July 06, 2005 Sheet 2 of 47
A B C D E
A B C D E
3D3V_S0 3D3V_S0
L17
1 2 3D3V_APWR_S0 1 2 3D3V_48MPWR_S0
MLB-201209-11 R196 4D7R3
1
1
1
1
3D3V_S0
C199 C524 C218 C219
SC4D7U10V5ZY SCD1U16V SC4D7U10V5ZY SCD1U16V
2
2
2
2
1
DY DY R200
10KR2
DummyR200(up side),Mounting R221(down side)
2
4
3D3V_S0 ITP_EN --SRC7 on 4
L38
1 2 3D3V_CLKGEN_S0
1
MLB-201209-11
1
1
1
1
1
1
1
1
R221 Mounting R200(up side),DummyR221(down side)
C519 C532 C523 C538 C543 C525 C518 C539 10KR2
SC10U10V6ZY-U SCD1U16V SCD1U16V SCD1U16V SCD1U16V SCD1U16V SCD1U16V SCD1U16V
DY --CPU2_ITP on
2
2
2
2
2
2
2
2
DY DY DY
2
3D3V_S0
25,41 CLK_PWRGD#
3D3V_APWR_S0
1
3D3V_48MPWR_S0 R590
1 2 CLK_XOUT 10KR2
C544 SC22P 3D3V_CLKGEN_S0
2 X7 CLK_XIN
2
H/L: 100/96MHz
U72
X-14D31818M-17 SS_SEL
49
50
10
34
28
21
42
37
11
48
1
7
1
1 2
1
C545 SC22P RN22
VDDPCI
VDDPCI
VDDA
VDDREF
X2
X1
VTT_PWRGD#/PD
VDD48
VDDSRC
VDDSRC
VDDSRC
VDDCPU
CLK_CPUT1 1 4 R591
CLK_MCH_BCLK 6 10KR2
CLK_CPUC1 2 3 CLK_MCH_BCLK# 6
RN20 DY
4 1 CLK_SRCC1 SRN33-2-U2
26 CLK_PCIE_NEW# PM_STPCPU# 22,41
2
3 3 2 CLK_SRCT1 3
26 CLK_PCIE_NEW
20 54 RN24
SRN33-2-U2 SRCCLKC1 CPU_STOP# CLK_CPUC2
23 43 2 3 CLK_XDP_CPU# 4
RN18 25
SRCCLKC2 CPUCLKC0
40 CLK_CPUT2 1 DY 4
SRCCLKC3 CPUCLKC1 CLK_XDP_CPU 4
4 1 CLK_SRCC3 27 35
7 CLK_MCH_3GPLL# SRCCLKC4_SATA CPUCLKC2_ITP/SRCCLKC7
3 2 CLK_SRCT3 30 SRN33-2-U2
7 CLK_MCH_3GPLL SRCCLKC5
32 44 RN25
SRN33-2-U2 SRCCLKC6 CPUCLKT0 CLK_CPUT0 DREFCLK
CPUCLKT1 41 1 4 CLK_CPU_BCLK 4 1 2
RN19 19 36 CLK_CPUC0 2 3 R202 49D9R2F
SRCCLKT1 CPUCLKT2_ITP/SRCCLKT7 CLK_CPU_BCLK# 4
4 1 CLK_SRCC5 22 SRN33-2-U2 DREFCLK# 1 2
22 CLK_PCIE_ICH# SRCCLKT2 49D9R2F
3 2 CLK_SRCT5 24 12 FS_A R592 1 2 10R2 R198
22 CLK_PCIE_ICH SRCCLKT3 FSLA/USB_48MHZ CLK48_USB 22
26 16 R593 1 2 33R2 CLK_PCIE_NEW 1 2
SRCCLKT4_SATA FSLB/TEST_MODE CLK48_CARDBUS 27
SEL100_96MHZ#/PCICLK_F1
SB SRN33-2-U2 31 SC R582 49D9R2F
SRCCLKT5 CPU_SEL1 4,7
TPAD30 TP31 TP_SRCC6 2 DY 0R2-0 CLK_SRCT6
1 33 18 CLK_SRCC0 RN23 CLK_PCIE_NEW# 1 2
TPAD30 TP30 TP_SRCT6 R584 2 CLK_SRCC6 SRCCLKT6 96MHZ_SSC/SRCCLKC0 CLK_SRCT0 R580 49D9R2F
1 96MHZ_SST/SRCCLKT0 17 1 4 DREFSSCLK# 7
R568 DY 0R2-0 CLK_REF14 52 2 3 CLK_XDP_CPU 1 DY 49D9R2F
2
26 PREQ2# REF0 DREFSSCLK 7
ITP_EN/PCICLK_F0
1 2 53 15 DOT96C R603
22 CLK_ICH14 22R2 REF1/FSLC/TEST_SEL DOTC_96MHZ
R602 1 2 46
PCI/SRC_STOP#
14 DOT96T SRN33-2-U2 CLK_XDP_CPU# 1 DY 49D9R2F
2
32 CLK_CODEC 22R2 SCLK DOTT_96MHZ
R601 47 R199 2 133R2 R594
SDATA DREFCLK# 7
2 1 R201 2 133R2 CLK_CPU_BCLK 1 2
4,7 CPU_SEL0 2K2R2 DREFCLK 7 49D9R2F
R222 R596
PCICLK5
PCICLK4
PCICLK3
PCICLK2
CLK_CPU_BCLK# 1 2
11,24 SMBC_ICH
GNDA
R595 49D9R2F
IREF
GND
GND
GND
GND
GND
GND
11,24 SMBD_ICH
CLK_MCH_BCLK 1 2
RN21 R585 49D9R2F
4 1 CLK_SRCC2 CLK_MCH_BCLK# 1 2
13 CLK_PCIE_PEG#
51
45
29
13
6
2
38
9
55
8
5
4
3
56
39
3 2 CLK_SRCT2 ICS954206AG R586 49D9R2F
13 CLK_PCIE_PEG
SRN33-2-U2
2 CLK_IREF 2 2
1
475R2F R181
1 2 SS_SEL REQSEL
ICS954206AG Spread DREFSSCLK 1
R194