Text preview for : HP_Pavilion_DV4_-_COMPAL_LA-4101P_ICH9_-_SC.rar part of HP HP Pavilion DV4 - COMPAL LA-4101P ICH9 - SC HP HP_COMPAQ DV4_-_COMPAL_LA-4101P HP_Pavilion_DV4_-_COMPAL_LA-4101P_ICH9_-_SC.rar
Back to : HP_Pavilion_DV4_-_COMPAL_ | Home
A B C D E
1 1
2
www.kythuatvitinh.com
Compal confidential 2
Schematics Document
Mobile Penryn uFCPGA with Intel
3
Cantiga_GM+ICH9-M core logic 3
Digitally signed by dd 2008-01-01
DN: cn=dd, o=dd, ou=dd,
[email protected],
c=US
Date: 2009.11.12 09:03:29
4 +07'00' 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2007/08/28 Deciphered Date 2006/03/10 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Cover Sheet
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Do c ument Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Cu s tom Montevina B lade UMA LA 4101P 0.3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Da te: S aturday, January 05, 2008 Sheet 1 of 46
A B C D E
A B C D E
Compal confidential Montevina Consumer 14" UMA
CK505 72QFN
Clock Generator
1 Thermal Sensor Mobile Penryn SLG8SP553V 1
E MC1402 uFCPGA-478 CPU P17
P06
P6, 7, 8
Fan conn P06 H_A#(3. .35)
FSB
H_D#(0. .63) 667/800/1066 MHz 1.05V
LVDS Panel DDR2 667MHz 1.8V DDR2 SO-DIMM X2
BANK 0, 1, 2, 3 P15, 16
Interface P19
www.kythuatvitinh.com
Intel Cantiga MCH
Dual Channel
CRT FCBGA 1329
P18
Support V1.3 USB conn x1
P9,10, 11, 12, 13, 14 P30
2
HDMI P35 2
USB2.0 X12
DMI X4 C-Link BT Conn
P30
USB Camera
P19
PCI-E BUS*5 Azalia
Intel ICH9-M SATA Master-1
Finger print
P30
SATA Slave
PCIE RTL8102EL Mini-Card Mini-Card mBGA-676
SATA Slave
CardReader (10/100M) TV-tuner or New Card
WLAN P20,21,22,23
JMB385 P27
Robson Audio CKT AMP & Audio Jack
P25 P26 P26 P26
Codec_IDT9271B7 TPA6017A2
P28 P29
5 in1 Slot RJ45/11 CONN LPC BUS M DC
P33 P25 P29
3 3
SATA HDD Connector
P24
ENE
KB926 SATA ODD Connector
SPI P24
RTC CKT. LED P32
P21 P33
Int.KBD e-SATA Connector
P30
ACCELEROMETER-1 Touch Pad CONN. USB Board Conn
Dock P33 P32 USB conn x2 P30
ST P24
USB2.0*1
ACCELEROMETER-2 RGB SPI ROM Audio board
BOSCH P24
RJ45 25LF080A P31
CIR Conn P29
4
SPDIF 4
CIR
K/B backlight Conn MIC*1 Capsense switch Conn
P33
P33 LINE-OUT*1
Security Classification Compal Secret Data Compal Electronics, Inc.
2006/02/13 2006/03/10 Title
DC/DC Interface CKT. Issued Date Deciphered Date
Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
P36 P34 AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Do c ument Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Cu s tom Montevina B lade UMA LA 4101P 0.3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Da te: S aturday, January 05, 2008 Sheet 2 of 46
A B C D E
A
Symbol Note :
Voltage Rails O MEANS ON X MEANS OFF USB assignment:
: means Digital Ground USB-0 Right side
USB-1 Right side
USB-2 Left side(with ESATA)
: means Analog Ground USB-3 Dock
power USB-4 Camera
plane
USB-5 WLAN
+B +5VALW +1.8V +5VS @ : means just reserve , no build USB-6 Bluetooth
+3VS USB-7 Finger Printer
+3VALW +1.5VS
45@ : means need be mounted when 45 level assy or rework stage. USB-8 MiniCard(WWAN/TV)
+0.9V DEBUG@ : means just reserve for debug. USB-9 Express card
State +VCCP USB-10 X
+CPU_CORE
BATT @ : means need be mounted when 45 level assy or rework stage. USB-11 X
+2.5VS CONN@ : means ME part
www.kythuatvitinh.com
+1.8VS
ESATA @ : means just reserve for ESATA PCIe assignment:
GS @ : means just reserve for G sensor PCIe-1 TV /WWAN/Robeson
S0 O O O O PCIe-2 X
FP @ : means just reserve for Finger Print PCIe-3 WLAN
S1 O O O O Multi @ : means just reserve for Multi Bay PCIe-4 GLAN (Realtek)
PCIe-5 Card reader
S3
NewC@ : means just reserve for New card PCIe-6 New Card
O O O X
DOCK@ : means just reserve for Docking
S5 S4/AC O O X X Main@ : means just reserve for Main stream
S5 S4/ Battery only O X X X OPP@ : means just reserve for OPP
S5 S4/AC & Battery 2MiniC@ : means just reserve for 2nd Mini card slot
don't exist X X X X
1 1
SMBUS Control Table I2C / SMBUS ADDRESSING
SERIAL Thermal Cap sensor
SOURCE INVERTER BATT EEPROM Sensor SODIMM CLK CHIP MINI CARD LCD board NEW CARD G sensor
DEVICE HEX ADDRESS
SMB_EC_CK1
SMB_EC_DA1
KB926 X V V X X X X X V X X DDR SO-DIMM 0 A0 1 0 100000
DDR SO-DIMM 1 A4 1 0 100100
SMB_EC_CK2
SMB_EC_DA2
KB926 X X X V X X X X X X X CLOCK GENERATOR (EXT.) D2 1 1 010010
SMB_CK_CLK1
SMB_CK_DAT1
ICH9 X X X X V V V X X V V
LCD_CLK
LCD_DAT
Cantiga X X X X X X X V X X X
43154432L01 UMA GM PA FF (SI-1)
43154432L02 UMA GM PR FF (SI-1)
43154432L01 Main@/DEBUG@/DOCK@/NewC@/FP @/ESATA@/GS@/Multi@/2MiniC@ 43154432L03 UMA GL PR FF-
43154432L02 Main@/DEBUG@/DOCK@/NewC @/FP@/ESATA@/GS@/2MiniC@ 43154432L04 UMA GM OPP (SI-1)
43154432L03 Main@/DEBUG@/DOC K@/NewC@/FP@/2MiniC@ 43154432L05 U MA GL OPP
43154432L04 OP P@/DEBUG@ Cantiga GM45 B0(QR32) SA00001P930
43154432L05 OP P@/DEBUG@ ICH9M A2 ES2 Base SA00002AN10
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2007/08/28 2006/03/10 Title
Deciphered Date
DA600007100 --->Main THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Notes List
Size Do c ument Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Cu s tom Montevina B lade 0 .3
DAZ03V00100 --->OPP DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
UMA LA 4101P
Da te: S a turday, January 05, 2008 Sheet 3 of 46
A
5 4 3 2 1
50mA
Finger printer
177mA
ICH9 50mA
1A PC Camera
D
+V_BATTERY Dock con D
300mA
LAN 25mA +3VS_DVDD
ALC268
60mA 35mA
+3VAUX_BT MDC 1.5
0.3A 20mA 1A
INVPWR_B+ LVDS CON +3VALW_EC New card
10mA 278mA
AC VIN SPI ROM ICH9
www.kythuatvitinh.com
1.7A 5.89A 3.39A
+3VALW +3VS 1.5A
2A 550mA +LCDVDD LVDS CON
B++ JMB385
250mA
+3VS_CK505
C
657mA ICH_VCC1_5 C
1A
0.3A 2.2A ICH9 Mini card (WLAN)
+1.5VS 1.56A
ICH9 1A
Mini card (TV tu/WWAN/Robeson)
35mA +VDDA
0.58A 1.3A
+5VALW +5VS IDT 9271B7
B+
10mA
7A +5VAMP
1.8A
ODD
700mA
SATA
B B
3.7A
3.7 X 3=11.1V MCH 1.8A
Muti Bay
DC BATT 8 A
1.9A 12.11A DDR2 800Mhz 4G x2
B+++ +1.8V
50mA
+0.9V
1.17A
ICH9
4.7A 1.26A
1.05V_B+ +VCCP MCH
2.3A
CPU
2A 10mA 34A/1.025V
CPU_B+ +VCC_CORE CPU
A A
Security Classification
2007/08/28
Compal Secret Data
2006/03/10 Title
Compal Electronics, Inc.
Issued Date Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Power delivery
Size Do cu me n t Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
C Mo n tevina Blade UMA LA4101P 0.3
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Da te: Sa tu r d a y, Ja n u ary 05, 2008 Sheet 4 of 46
5 4 3 2 1
A
www.kythuatvitinh.com
1 1
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2007/08/28 2006/03/10 Title
Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Power sequence
Size Do c ument Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Cu s tom Montevina B lade UMA LA 4101P 0 .3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Da te: S a turday, January 05, 2008 Sheet 5 of 46
A
5 4 3 2 1
+3VS
@ R1
ITP-XDP Connector XDP_DBRESET#_R 1 2 1K_0402_5%
+ VCCP
Change value in 5/02
JP1 XDP_TDI R2 1 2 54.9_0402_1%
1 2
XDP_BPM#5 GND0 GND1 XDP_TMS R3 54.9_0402_1%
3 4 1 2
D XDP_BPM#4 OBSFN_A0 OBSFN_C0 D
5 6
OBSFN_A1 OBSFN_C1 XDP_TDO R4 54.9_0402_1%
7 8 1 2
XDP_BPM#3 GND2 GND3
9 10
XDP_BPM#2 OBSDATA_A0 OBSDATA_C0 XDP_BPM#5 R5 54.9_0402_1%
11 12 1 2
OBSDATA_A1 OBSDATA_C1
13 14
XDP_BPM#1 GND4 GND5 XDP_HOOK1 @ R 6 54.9_0402_1%
15 16 1 2
XDP_BPM#0 OBSDATA_A2 OBSDATA_C2
17 18
OBSDATA_A3 OBSDATA_C3 XDP_TRST# R7 54.9_0402_1%
<9> H_ A#[3..16] 19 20 1 2
J CPU1A GND6 GND7
21 22
H_A#3 H _ADS# OBSFN_B0 OBSFN_D0 XDP_TCK R8 54.9_0402_1%
J4 H1 H_ADS# <9> 23 24 1 2
A[3]# ADS# OBSFN_B1 OBSFN_D1
ADDR GROUP_0
H_A#4 L5 E2 H_ B NR# 25 26
A[4]# BNR# H_ BNR# <9> GND8 GND9
H_A#5 L4 G5 H_ BPRI# 27 28
A[5]# BPRI# H_ BPRI# <9> OBSDATA_B0 OBSDATA_D0
H_A#6 K5 29 30 This shall place near CPU
H_A#7 A[6]# H_ D EFER# OBSDATA_B1 OBSDATA_D1
M3 H5 H_ DEFER# <9> 31 32
H_A#8 A[7]# DEFER# H_ DRDY # GND10 GND11
N2 F21 H_ DRDY # <9> 33 34
H_A#9 A[8]# DRDY# H_ DBSY# R9 OBSDATA_B2 OBSDATA_D2
J1 E1 H_ DBSY# <9> 35 36
H_A#10 A[9]# DBSY# 1K_0402_5% OBSDATA_B3 OBSDATA_D3
N3 37 38
H_A#11 A[10]# H _BR0# GND12 GND13
P5 F1 H_BR0# <9> <7,21> H_ P W RGOOD 2 1H_ P W RG OOD_R 39 40 CLK_CPU_XDP CLK_CPU_XDP <17>
H_A#12 A[11]#