File information: | |
File name: | 227c4001.pdf [preview 227c4001] |
Size: | 96 kB |
Extension: | |
Mfg: | 2 |
Model: | 227c4001 🔎 |
Original: | 227c4001 🔎 |
Descr: | . Electronic Components Datasheets Various datasheets 2 227c4001.pdf |
Group: | Electronics > Other |
Uploaded: | 27-07-2020 |
User: | Anonymous |
Multipart: | No multipart |
Information about the files in archive: | ||
Decompress result: | OK | |
Extracted files: | 1 | |
File name 227c4001.pdf FM27C040 4,194,304-Bit (512K x 8) High Performance CMOS EPROM May 2001 FM27C040 4,194,304-Bit (512K x 8) High Performance CMOS EPROM General Description Features The FM27C040 is a high performance, 4,194,304-bit Electrically I High performance CMOS Programmable UV Erasable Read Only Memory. It is organized -- 90, 120, 150ns access time* as 512K words of 8 bits each. Its pin-compatibility with byte-wide I Simplified upgrade path JEDEC EPROMs enables upgrades through 8 Mbit EPROMs. --VPP is a "Don't Care" during normal read operation The "Don't Care" feature on VPP during read operations allows I Manufacturer's identification code memory expansions from 1M to 8 Mbits with no printed circuit board changes. I JEDEC standard pin configuration -- 32-pin PLCC The FM27C040 provides microprocessor-based systems exten- -- 32-pin CERDIP sive storage capacity for large portions of operating system and application software. Its 120ns access time provides high speed operation with high-performance CPUs. The FM27C040 offers a single chip solution for the code storage requirements of 100% firmware-based equipment. Frequently used software routines are quickly executed from EPROM storage, greatly enhancing system utility. The FM27C040 is manufactured using Fairchild's advanced CMOS AMGTM EPROM technology. Block Diagram Data Outputs O0 - O7 VCC GND VPP OE Output Enable, Chip Enable, and CE/PGM Output Program Logic Buffers Y Decoder .. Y Gating A0 - A18 Address |
Date | User | Rating | Comment |