File information: | |
File name: | U01-0000-11_Universal_One_Microcomputer_Development_System_Hardware_Reference_Dec76.pdf [preview U01-0000-11 Universal One Microcomputer Development System Hardware Reference Dec76] |
Size: | 9606 kB |
Extension: | |
Mfg: | Tektronix |
Model: | U01-0000-11 Universal One Microcomputer Development System Hardware Reference Dec76 🔎 |
Original: | U01-0000-11 Universal One Microcomputer Development System Hardware Reference Dec76 🔎 |
Descr: | Tektronix 800x U01-0000-11_Universal_One_Microcomputer_Development_System_Hardware_Reference_Dec76.pdf |
Group: | Electronics > Other |
Uploaded: | 04-12-2021 |
User: | Anonymous |
Multipart: | No multipart |
Information about the files in archive: | ||
Decompress result: | OK | |
Extracted files: | 1 | |
File name U01-0000-11_Universal_One_Microcomputer_Development_System_Hardware_Reference_Dec76.pdf MILLENNJUM INFORMATION SYSTEMS ,INC. UNIVERSAL ONE Microco~er Development System Hardware Reference Manual UNIVERSAL ONE Microcom:pJlter Development System Hardware Reference Manual Document No. U01-0000-11 Issued. Dec. 1976 MILLENNIUM INFORMATION SYSTEMS, INC. 420 MATHEW STREET, SANTA CLARA, CA 95050,408-243-6652 TABLE OF CONTENTS Chapter 1 INTRODUCTION Page 1.0 Universal One System 1-1 1.1 Computer Components . . 1-2 1.2 Development Software 1-5 1.3 Universal Emulator . . . . . 1-6 1.4 Universal Emulator Software. 1-8 1.5 Purpose of this Manual 1-8 1.6 Manual Contents .. ... 1-8 Chapter 2 DEVELOPMENT COMPUTER DESCRIPTION Page 2.0 Computer Architecture 2-1 2.1 Memory Organization . . 2-2 2.2 Bus Structure . . . . 2-4 2.3 Debug Hardware 2-6 2.4 I/O Provisions 2-10 2.5 Development Computer Subassemblies 2-10 2.5.1 Master CPU Module . . . . . . . . . . 2-11 2.5.2 Slave CPU and Emulation Interface 2-11 2.5.3 Debug and Front Panel I/O Module 2-12 2.5.4 Master Memory . . . . . 2-13 2.5.5 Slave Memory . . . . . . . 2-13 2.5.6 4K RAM/2K PROM Module . . . . . . . . 2-14 2.5.7 16K Dynamic RAM Module 2-14 2.5.8 General Purpose I/O Module 2-15 2.5.9 PROM Programmer Modules . . 2-15 2.5.10 Hardware Analyzer Module 2-16 2.5.11 Emulation Cable . . . . 2-17 Chapter 3 MASTER CPU MODULE Page 3.0 Introduction 3-1 3.1 General Description 3-1 3.1.1 The CPU ... 3-2 3.1. 2 I/O Logic 3-2 3.1.2 Interrupt Logic . . 3-4 3.1.4 DMA Logic . . . . 3-4 3.2 Detailed Description . . . . 3-5 3.2.1 2650 CPU Support 3-5 3.2.2 I/O Logic ... 3-8 3.2.3 Interrupt Logic . . . 3-14 3.2.4 DMA Logic ... . 3-14 3.2.5 Baud Rate and Timer Logic 3-18 3.3 Utilization ... . 3-18 3.3.1 Installation . . . . . . 3-18 3.3.2 Switch and Jumper Options 3-22 3.3.3 Interface and Connector Pinouts . 3-22 -i- TABLE OF CONTEN |
Date | User | Rating | Comment |