File information: | |
File name: | Tda3842.pdf [preview TDA3842] |
Size: | 187 kB |
Extension: | |
Mfg: | Philips |
Model: | TDA3842 🔎 |
Original: | |
Descr: | Philips Quality Data Sheet |
Group: | Electronics > Components > Integrated circuits |
Uploaded: | 24-07-2004 |
User: | amadeus |
Multipart: | No multipart |
Information about the files in archive: | ||
Decompress result: | OK | |
Extracted files: | 1 | |
File name Tda3842.pdf INTEGRATED CIRCUITS DATA SHEET TDA3842 Multistandard TV IF amplifier and demodulator with TV signal identification Preliminary specification File under Integrated Circuits, IC02 April 1991 Philips Semiconductors Preliminary specification Multistandard TV IF amplifier and demodulator with TV signal identification FEATURES · Low supply voltage range, from 5.0 V to 8.0 V · Low power dissipation, 200 mW at 5 V · High supply ripple rejection · Wide IF bandwidth of 80 MHz · Synchronous demodulator with low differential phase and gain · Additional video buffer with a wide bandwidth of 10 MHz · Video off switch · Peak sync AGC for negative modulation, e.g. B/G · Peak white AGC for positive modulation, e.g. L GENERAL DESCRIPTION TDA3842 · Adjustable take-over point (TOP); positive AGC slope · Switching to fast AGC dependent on TV identification · Alignment free AFC detector with integrated phase shift · ESD protection · TV signal identification · Options: tracking of reference circuit, suitable for MAC-on-cable The TDA3842 is a bipolar integrated circuit for vision IF-signal processing in multistandard TV and VTRs, designed for a supply voltage range from 5.0 V to 8.0 V. QUICK REFERENCE DATA SYMBOL VP IP V1-20(rms) PARAMETER supply voltage range (pin 15) supply current (pin 15) IF input signal for nominal video output voltage at pin 14 (RMS value) minimum IF input signal for TV signal identification at pin 6 (RMS value) Vo Gv S/N V8 SAFC RR video output signal (pin 12) IF voltage gain control range signal-to-noise ratio AFC output voltage swing AFC steepness (pin 8) supply voltage ripple rejection (pin 12) V1-20 = 10 mV VP = 5.0 V f = 38.9 MHz maximum Gv buffered CONDITIONS - - - - - 55 - - 30 MIN. 4.75 TYP. 5.0 42 70 20 2.0 66 60 4.0 2 35 - - 40 - - - - - - MAX. 8.8 V mA µV µV V dB dB V µA/kHz dB UNIT ORDERING INFORMATION EXTENDED TYPE NUMBER TDA3842 TDA3842T Notes 1. SOT146-1; 1997 January 08. 2. SOT163-1; 1997 January 08 PACKAGE PINS 20 20 DIL mini-pack PIN POSITION MATERIAL plastic plastic SOT146 (1) CODE SO20L; SOT163A (2) April 1991 2 Philips Semiconductors Preliminary specification Multistandard TV IF amplifier and demodulator with TV signal identification TDA3842 Fig.1 Block diagram. PIN CONFIGURATION PINNING SYMBOL vI IF TOPADJ vBL VSYNC CIDENT TVIDENT CAFC VAFC TVSEL LREF LREF vO BUF vI vO vP CSTAB GND CAGC 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 3 PIN DESCRIPTION IF input (balanced) tuner AGC take-over point adjustment black level voltage sync pulse amplitude voltage identification capacitor video identification output AFC capacitor AFC output signal video standard selection switch LC reference tuned circuit LC reference tuned circuit buffered video output signal video input signal for buffer video output signal with intercarrier signal supply voltage supply voltage stabilization ground AGC capacitor tuner AGC output signal IF input (balanced) Fig.2 Pin configuration. IO AGC vI IF April 1991 Philips Semiconduc |
Date | User | Rating | Comment |